mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-24 12:03:39 +00:00
7a6577fed4
Add iMX8ULP DDR initialization driver which loads the DDR timing parameters and executes the training procedure. When enabling IMX8ULP_DRAM_PHY_PLL_BYPASS, using PHY PLL bypass mode to do DDR init Signed-off-by: Ye Li <ye.li@nxp.com>
11 lines
241 B
Text
11 lines
241 B
Text
menu "i.MX8ULP DDR controllers"
|
|
depends on ARCH_IMX8ULP
|
|
|
|
config IMX8ULP_DRAM
|
|
bool "imx8m dram"
|
|
|
|
config IMX8ULP_DRAM_PHY_PLL_BYPASS
|
|
bool "Enable the DDR PHY PLL bypass mode, so PHY clock is from DDR_CLK "
|
|
depends on IMX8ULP_DRAM
|
|
|
|
endmenu
|