u-boot/arch/powerpc/cpu/mpc85xx
Prabhakar Kushwaha 35fe948e3b powerpc/mpc85xx: Add BSC9132/BSC9232 processor support
The BSC9132 is a highly integrated device that targets the evolving
 Microcell, Picocell, and Enterprise-Femto base station market subsegments.

 The BSC9132 device combines Power Architecture e500 and DSP StarCore SC3850
 core technologies with MAPLE-B2P baseband acceleration processing elements
 to address the need for a high performance, low cost, integrated solution
 that handles all required processing layers without the need for an
 external device except for an RF transceiver or, in a Micro base station
 configuration, a host device that handles the L3/L4 and handover between
 sectors.

 The BSC9132 SoC includes the following function and features:
    - Power Architecture subsystem including two e500 processors with
	512-Kbyte shared L2 cache
    - Two StarCore SC3850 DSP subsystems, each with a 512-Kbyte private L2
	cache
    - 32 Kbyte of shared M3 memory
    - The Multi Accelerator Platform Engine for Pico BaseStation Baseband
      Processing (MAPLE-B2P)
    - Two DDR3/3L memory interfaces with 32-bit data width (40 bits including
      ECC), up to 1333 MHz data rate
    - Dedicated security engine featuring trusted boot
    - Two DMA controllers
         - OCNDMA with four bidirectional channels
         - SysDMA with sixteen bidirectional channels
    - Interfaces
        - Four-lane SerDes PHY
	    - PCI Express controller complies with the PEX Specification-Rev 2.0
        - Two Common Public Radio Interface (CPRI) controller lanes
	    - High-speed USB 2.0 host and device controller with ULPI interface
        - Enhanced secure digital (SD/MMC) host controller (eSDHC)
	    - Antenna interface controller (AIC), supporting four industry
		standard JESD207/four custom ADI RF interfaces
       - ADI lanes support both full duplex FDD support & half duplex TDD
       - Universal Subscriber Identity Module (USIM) interface that
	   facilitates communication to SIM cards or Eurochip pre-paid phone
	   cards
       - Two DUART, two eSPI, and two I2C controllers
       - Integrated Flash memory controller (IFC)
       - GPIO
     - Sixteen 32-bit timers

Signed-off-by: Naveen Burmi <NaveenBurmi@freescale.com>
Signed-off-by: Poonam Aggrwal <poonam.aggrwal@freescale.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
2013-01-30 11:25:14 -06:00
..
b4860_ids.c powerpc/mpc85xx:Add support of B4420 SoC 2013-01-30 11:25:10 -06:00
b4860_serdes.c powerpc/mpc85xx:Add support of B4420 SoC 2013-01-30 11:25:10 -06:00
bsc9132_serdes.c powerpc/mpc85xx: Add BSC9132/BSC9232 processor support 2013-01-30 11:25:14 -06:00
cache.c MPC8xxx: Define cache ops for USB 2012-06-07 23:29:19 +02:00
cmd_errata.c powerpc/p4080ds: fix PCI-e x8 link training down failure 2012-11-27 18:28:07 -06:00
commproc.c POST cleanup. 2010-09-21 21:39:31 +02:00
config.mk Reduce build times 2011-11-03 20:44:58 +01:00
cpu.c 8xxx: Change all 8*xx_DDR addresses to 8xxx 2012-11-27 17:45:17 -06:00
cpu_init.c powerpc/mpc85xx:Fix Core cluster configuration loop 2013-01-30 11:25:10 -06:00
cpu_init_early.c powerpc/85xx:Make debug exception vector accessible 2012-07-06 17:30:30 -05:00
ddr-gen1.c 8xxx: Change all 8*xx_DDR addresses to 8xxx 2012-11-27 17:45:17 -06:00
ddr-gen2.c 8xxx: Change all 8*xx_DDR addresses to 8xxx 2012-11-27 17:45:17 -06:00
ddr-gen3.c 8xxx: Change all 8*xx_DDR addresses to 8xxx 2012-11-27 17:45:17 -06:00
ether_fcc.c arch/powerpc/cpu/mpc85xx/ether_fcc.c: Fix compile warning 2012-05-22 13:41:46 -05:00
fdt.c powerpc/mpc85xx: Reserve default boot page 2013-01-30 11:25:08 -06:00
fixed_ivor.S Move arch/ppc to arch/powerpc 2010-04-21 23:42:38 +02:00
fsl_corenet2_serdes.c powerpc/corenet2: Add SerDes for corenet2 2012-10-22 14:31:19 -05:00
fsl_corenet2_serdes.h powerpc/corenet2: Add SerDes for corenet2 2012-10-22 14:31:19 -05:00
fsl_corenet_serdes.c powerpc/85xx: update the work-around for P4080 erratum SERDES-9 2012-11-27 18:28:07 -06:00
fsl_corenet_serdes.h powerpc/corenet2: Add SerDes for corenet2 2012-10-22 14:31:19 -05:00
interrupts.c mpc8[5/6]xx: Ensure POST word does not get reset 2011-03-13 11:24:44 -05:00
liodn.c powerpc/p5040ds: add per pci endpoint liodn offset list 2012-10-22 14:31:13 -05:00
Makefile powerpc/mpc85xx: Add BSC9132/BSC9232 processor support 2013-01-30 11:25:14 -06:00
mp.c env: Use getenv_yesno() more generally 2012-12-13 11:46:55 -07:00
mp.h powerpc/mpc85xx: Rewrite spin table to comply with ePAPR v1.1 2012-10-22 14:31:32 -05:00
mpc8536_serdes.c powerpc/85xx: Rework MPC8536 SERDES is_serdes_configured support 2010-07-21 00:40:16 -05:00
mpc8544_serdes.c powerpc/85xx: Add is_serdes_configured() support for MPC8544 SERDES 2011-01-14 01:32:18 -06:00
mpc8548_serdes.c powerpc/85xx: Add is_serdes_configured() support for MPC8548 SERDES 2011-01-14 01:32:18 -06:00
mpc8568_serdes.c powerpc/85xx: Add is_serdes_configured() support for MPC8568 SERDES 2011-01-14 01:32:18 -06:00
mpc8569_serdes.c powerpc/85xx: Add is_serdes_configured() support for MPC8569 SERDES 2011-01-14 01:32:18 -06:00
mpc8572_serdes.c powerpc/85xx: Add is_serdes_configured() support for MPC8572 SERDES 2011-01-14 01:32:18 -06:00
p1010_serdes.c powerpc/85xx: Add SERDES support for P1010/P1014 2011-04-04 09:24:40 -05:00
p1021_serdes.c powerpc/85xx: Handle PCIe initialization requires for P1021 class SoCs 2011-03-29 07:41:37 -05:00
p1022_serdes.c powerpc/85xx: Rework P1022 SERDES is_serdes_configured support 2010-07-21 00:40:20 -05:00
p1023_serdes.c powerpc/85xx: Add support for Freescale P1023/P1017 Processors 2011-04-04 09:24:41 -05:00
p2020_serdes.c powerpc/85xx: Add is_serdes_configured() support for P2020 SERDES 2011-01-14 01:32:18 -06:00
p2041_ids.c powerpc/85xx: use CONFIG_SYS_FSL_PCIE_COMPAT macro when setting the PCI LIODNs 2012-08-08 18:32:16 -05:00
p2041_serdes.c powerpc/mpc85xx: Ignore E bit for SVR_SOC_VER() 2012-07-06 17:30:33 -05:00
p3041_ids.c powerpc/85xx: use CONFIG_SYS_FSL_PCIE_COMPAT macro when setting the PCI LIODNs 2012-08-08 18:32:16 -05:00
p3041_serdes.c powerpc/p3041: Add various p3041 specific information 2011-01-19 22:58:23 -06:00
p4080_ids.c powerpc/85xx: use CONFIG_SYS_FSL_PCIE_COMPAT macro when setting the PCI LIODNs 2012-08-08 18:32:16 -05:00
p4080_serdes.c powerpc/p4080: Add workaround for errata SERDES8 2010-07-26 13:07:57 -05:00
p5020_ids.c powerpc/85xx: use CONFIG_SYS_FSL_PCIE_COMPAT macro when setting the PCI LIODNs 2012-08-08 18:32:16 -05:00
p5020_serdes.c powerpc/p5020: Add various p5020 specific information 2011-01-19 22:58:23 -06:00
p5040_ids.c powerpc/85xx: Add P5040 processor support 2012-10-22 14:31:13 -05:00
p5040_serdes.c powerpc/85xx: Add P5040 processor support 2012-10-22 14:31:13 -05:00
pci.c Move arch/ppc to arch/powerpc 2010-04-21 23:42:38 +02:00
portals.c mpc85xx/portals: Add qman and bman ip_cfg field into portal info 2012-10-22 15:52:46 -05:00
qe_io.c Move arch/ppc to arch/powerpc 2010-04-21 23:42:38 +02:00
release.S powerpc: Extract EPAPR_MAGIC constants into processor.h 2012-12-05 17:27:02 +01:00
resetvec.S Move arch/ppc to arch/powerpc 2010-04-21 23:42:38 +02:00
serial_scc.c serial: Use default_serial_puts() in drivers 2012-10-17 07:55:50 -07:00
speed.c poweprc/85xx: add QMan frequency info and fdt fixup. 2012-10-22 15:52:46 -05:00
spl_minimal.c spl/85xx: new SPL support 2012-11-26 15:41:25 -06:00
start.S spl/powerpc: introduce CONFIG_SPL_INIT_MINIMAL 2012-11-26 15:41:24 -06:00
t4240_ids.c powerpc/mpc85xx: Add T4240 SoC 2012-10-22 14:31:23 -05:00
t4240_serdes.c powerpc/mpc85xx: Add T4240 SoC 2012-10-22 14:31:23 -05:00
tlb.c spl/85xx: new SPL support 2012-11-26 15:41:25 -06:00
traps.c arch/powerpc/lib/board.c, *traps.c: sparse fixes 2012-11-04 11:00:35 -07:00
u-boot-nand.lds common: Discard the __u_boot_cmd section 2012-10-22 08:29:42 -07:00
u-boot-nand_spl.lds common: Add .u_boot_list into all linker files 2012-10-22 08:29:42 -07:00
u-boot-spl.lds spl/85xx: new SPL support 2012-11-26 15:41:25 -06:00
u-boot.lds common: Discard the __u_boot_cmd section 2012-10-22 08:29:42 -07:00