mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-16 08:13:17 +00:00
670db88c79
Extend compatible string to match the latest change in dt binding.
Fixes: 7576ab2fac ("riscv: Add support for AMD/Xilinx MicroBlaze V")
Signed-off-by: Michal Simek <michal.simek@amd.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
106 lines
2.1 KiB
Text
106 lines
2.1 KiB
Text
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* dts file for AMD MicroBlaze V
|
|
*
|
|
* (C) Copyright 2023, Advanced Micro Devices, Inc.
|
|
*
|
|
* Michal Simek <michal.simek@amd.com>
|
|
*/
|
|
|
|
/dts-v1/;
|
|
/ {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
model = "AMD MicroBlaze V 32bit";
|
|
compatible = "qemu,mbv", "amd,mbv";
|
|
|
|
cpus: cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
timebase-frequency = <102000000>;
|
|
cpu_0: cpu@0 {
|
|
compatible = "amd,mbv32", "riscv";
|
|
device_type = "cpu";
|
|
reg = <0>;
|
|
riscv,isa = "rv32imafdc";
|
|
i-cache-size = <32768>;
|
|
d-cache-size = <32768>;
|
|
clock-frequency = <102000000>;
|
|
cpu0_intc: interrupt-controller {
|
|
compatible = "riscv,cpu-intc";
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
};
|
|
};
|
|
|
|
aliases {
|
|
serial0 = &uart0;
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "earlycon";
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
memory@20000000 {
|
|
device_type = "memory";
|
|
reg = <0x20000000 0x20000000>;
|
|
};
|
|
|
|
clk102: clock {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <102000000>;
|
|
};
|
|
|
|
axi: axi {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "simple-bus";
|
|
ranges;
|
|
bootph-all;
|
|
|
|
axi_intc: interrupt-controller@41200000 {
|
|
compatible = "xlnx,xps-intc-1.00.a";
|
|
reg = <0x41200000 0x1000>;
|
|
interrupt-controller;
|
|
interrupt-parent = <&cpu0_intc>;
|
|
#interrupt-cells = <2>;
|
|
kind-of-intr = <0>;
|
|
};
|
|
|
|
xlnx_timer0: timer@41c00000 {
|
|
compatible = "xlnx,xps-timer-1.00.a";
|
|
reg = <0x41c00000 0x1000>;
|
|
interrupt-parent = <&axi_intc>;
|
|
interrupts = <1 2>;
|
|
bootph-all;
|
|
xlnx,one-timer-only = <0>;
|
|
clock-names = "s_axi_aclk";
|
|
clocks = <&clk102>;
|
|
};
|
|
|
|
xlnx_timer1: timer@41c20000 {
|
|
compatible = "xlnx,xps-timer-1.00.a";
|
|
reg = <0x41c20000 0x1000>;
|
|
interrupt-parent = <&axi_intc>;
|
|
interrupts = <0 2>;
|
|
xlnx,one-timer-only = <0>;
|
|
clock-names = "s_axi_aclk";
|
|
clocks = <&clk102>;
|
|
};
|
|
|
|
uart0: serial@40600000 {
|
|
compatible = "xlnx,xps-uartlite-1.00.a";
|
|
reg = <0x40600000 0x1000>;
|
|
interrupt-parent = <&axi_intc>;
|
|
interrupts = <2 2>;
|
|
bootph-all;
|
|
clocks = <&clk102>;
|
|
current-speed = <115200>;
|
|
xlnx,data-bits = <8>;
|
|
xlnx,use-parity = <0>;
|
|
};
|
|
};
|
|
};
|