mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-03 18:10:13 +00:00
dfea459f20
The LS1043ARDB rev v7.0 board replaces the AQR105 PHY on MAC9 with an AQR113C PHY. The address of the PHY on the MDIO bus changes from 0x1 to 0x8. Enable CONFIG_OF_BOARD_FIXUP and update both u-boot and Linux device trees to reflect this change. Signed-off-by: Camelia Groza <camelia.groza@nxp.com>
101 lines
2.9 KiB
Text
101 lines
2.9 KiB
Text
CONFIG_ARM=y
|
|
CONFIG_COUNTER_FREQUENCY=25000000
|
|
CONFIG_TARGET_LS1043ARDB=y
|
|
CONFIG_TFABOOT=y
|
|
CONFIG_SYS_TEXT_BASE=0x82000000
|
|
CONFIG_SYS_MALLOC_LEN=0x102000
|
|
CONFIG_NR_DRAM_BANKS=2
|
|
CONFIG_ENV_SIZE=0x2000
|
|
CONFIG_ENV_OFFSET=0x500000
|
|
CONFIG_ENV_SECT_SIZE=0x20000
|
|
CONFIG_SYS_I2C_MXC_I2C1=y
|
|
CONFIG_SYS_I2C_MXC_I2C2=y
|
|
CONFIG_SYS_I2C_MXC_I2C3=y
|
|
CONFIG_SYS_I2C_MXC_I2C4=y
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1043a-rdb"
|
|
CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT=y
|
|
CONFIG_SEC_FIRMWARE_ARMV8_PSCI=y
|
|
CONFIG_ENV_ADDR=0x60500000
|
|
CONFIG_OF_BOARD_FIXUP=y
|
|
CONFIG_LAYERSCAPE_NS_ACCESS=y
|
|
CONFIG_PCIE1=y
|
|
CONFIG_PCIE2=y
|
|
CONFIG_PCIE3=y
|
|
CONFIG_DISTRO_DEFAULTS=y
|
|
CONFIG_REMAKE_ELF=y
|
|
CONFIG_MP=y
|
|
CONFIG_FIT_VERBOSE=y
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
CONFIG_BOOTDELAY=10
|
|
CONFIG_USE_BOOTARGS=y
|
|
CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:1m(nand_uboot),1m(nand_uboot_env),20m(nand_fit);spi0.0:1m(uboot),5m(kernel),1m(dtb),9m(file_system)"
|
|
CONFIG_ARCH_MISC_INIT=y
|
|
CONFIG_MISC_INIT_R=y
|
|
CONFIG_SYS_MAXARGS=64
|
|
CONFIG_SYS_PBSIZE=532
|
|
CONFIG_CMD_IMLS=y
|
|
CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
|
|
CONFIG_CMD_DM=y
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_GPT=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_NAND=y
|
|
CONFIG_CMD_USB=y
|
|
CONFIG_CMD_CACHE=y
|
|
CONFIG_MTDPARTS_DEFAULT="mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:1m(nand_uboot),1m(nand_uboot_env),20m(nand_fit);spi0.0:1m(uboot),5m(kernel),1m(dtb),9m(file_system)"
|
|
CONFIG_OF_CONTROL=y
|
|
CONFIG_ENV_OVERWRITE=y
|
|
CONFIG_ENV_IS_IN_FLASH=y
|
|
CONFIG_ENV_IS_IN_MMC=y
|
|
CONFIG_ENV_IS_IN_NAND=y
|
|
CONFIG_USE_ETHPRIME=y
|
|
CONFIG_ETHPRIME="FM1@DTSEC3"
|
|
CONFIG_DM=y
|
|
CONFIG_FSL_CAAM=y
|
|
# CONFIG_DDR_SPD is not set
|
|
CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
|
|
CONFIG_SYS_DDR_RAW_TIMING=y
|
|
CONFIG_MPC8XXX_GPIO=y
|
|
CONFIG_DM_I2C=y
|
|
CONFIG_SPL_SYS_I2C_LEGACY=y
|
|
CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
|
|
CONFIG_SYS_I2C_EEPROM_ADDR=0x53
|
|
CONFIG_FSL_ESDHC=y
|
|
CONFIG_MTD=y
|
|
CONFIG_MTD_NOR_FLASH=y
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS=y
|
|
CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
|
|
CONFIG_SYS_FLASH_EMPTY_INFO=y
|
|
CONFIG_SYS_FLASH_CFI=y
|
|
CONFIG_SYS_FLASH_QUIET_TEST=y
|
|
CONFIG_SYS_MAX_FLASH_SECT=1024
|
|
CONFIG_MTD_RAW_NAND=y
|
|
CONFIG_NAND_FSL_IFC=y
|
|
CONFIG_SYS_NAND_ONFI_DETECTION=y
|
|
CONFIG_SF_DEFAULT_BUS=1
|
|
CONFIG_SPI_FLASH_EON=y
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
|
CONFIG_SPI_FLASH_SST=y
|
|
CONFIG_PHYLIB=y
|
|
CONFIG_PHY_AQUANTIA=y
|
|
CONFIG_PHY_REALTEK=y
|
|
CONFIG_PHY_VITESSE=y
|
|
CONFIG_DM_ETH=y
|
|
CONFIG_DM_MDIO=y
|
|
CONFIG_E1000=y
|
|
CONFIG_FMAN_ENET=y
|
|
CONFIG_SYS_FMAN_FW_ADDR=0x900000
|
|
CONFIG_NVME_PCI=y
|
|
CONFIG_PCI=y
|
|
CONFIG_PCIE_LAYERSCAPE_RC=y
|
|
CONFIG_SYS_QE_FW_ADDR=0x940000
|
|
CONFIG_SYS_NS16550=y
|
|
CONFIG_SPI=y
|
|
CONFIG_DM_SPI=y
|
|
CONFIG_USB=y
|
|
CONFIG_USB_XHCI_HCD=y
|
|
CONFIG_USB_XHCI_DWC3=y
|
|
CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
|