Suresh Gupta 22c51855bf armv8: fsl-layerscape: Fix final MMU table for QSPI and IFC ... For QSPI and IFC addresses execution shouldn't be allowed when u-boot running from DDR. Revise the MMU final table to enforce execute-never bits. Signed-off-by: Suresh Gupta <suresh.gupta@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>		2017-09-11 08:00:13 -07:00
..
clock.h	common: freescale: Move arch-specific declarations	2017-06-05 12:30:55 -04:00
config.h	armv8: layerscape: Enabling loading PPA during SPL stage	2017-06-01 19:57:24 -07:00
cpu.h	armv8: fsl-layerscape: Fix final MMU table for QSPI and IFC	2017-09-11 08:00:13 -07:00
fdt.h	armv8/layerscape: remove unnecessary function declares	2017-01-18 09:24:51 -08:00
fsl_serdes.h	armv8: ls2080a: Drop macro CONFIG_LS2080A	2017-04-17 09:03:30 -07:00
immap_lsch2.h	fsl-layerscape: Consolidate registers space defination for CCI-400 bus	2017-09-11 07:55:36 -07:00
immap_lsch3.h	board: freescale: ls2080ardb: Enable SD interface for RevF board	2017-05-23 09:12:26 -07:00
imx-regs.h	serial: lpuart: restructure lpuart driver	2017-03-17 09:27:08 +01:00
mmu.h	armv8: layerscape: Update early MMU for DDR after initialization	2017-03-14 08:44:03 -07:00
mp.h	armv8: Remove duplicate definition for IH_ARCH_ARM and IH_ARCH_ARM64	2017-08-01 08:28:56 -07:00
ns_access.h	fsl: csu: add an API to set R/W permission to PCIe	2016-09-14 14:07:08 -07:00
ppa.h	fsl-layerscape/ppa: cleanup ppa.h	2017-03-28 08:59:47 -07:00
soc.h	soc/fsl-layerscape: Update SVR number for LS2081A and LS2041A	2017-08-01 08:28:56 -07:00
speed.h	armv8/fsl_lsch3: Change arch to fsl-layerscape	2015-10-29 10:34:00 -07:00
stream_id_lsch2.h	arvm8: pcie-layerscape: Define stream-ids for Layerscape Chassis-2	2017-03-28 10:47:16 -07:00
stream_id_lsch3.h	armv8: fsl-lsch3: Rewrite comment for stream IDs	2017-03-28 10:44:47 -07:00