mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-30 00:21:06 +00:00
49ad40298c
This commit converts the following items to Kconfig:
CONFIG_ATMEL_NAND_HWECC
CONFIG_ATMEL_NAND_HW_PMECC
CONFIG_PMECC_CAP
CONFIG_PMECC_SECTOR_SIZE
CONFIG_SPL_GENERATE_ATMEL_PMECC_HEADER
[PMECC References]
https://www.at91.com/linux4sam/bin/view/Linux4SAM/PmeccConfigure
https://www.at91.com/linux4sam/bin/view/Linux4SAM/AT91Bootstrap
[Mailing List Thread]
https://lists.denx.de/pipermail/u-boot/2018-December/350666.html
Fixes: 5541543f ("configs: at91: Remove CONFIG_SYS_EXTRA_OPTIONS assignment")
[trini: Make the migration be size neutral and possibly not fix the
above in all cases]
Reported-by: Daniel Evans <photonthunder@gmail.com>
Cc: Eugen Hristev <eugen.hristev@microchip.com>
Signed-off-by: Derald D. Woods <woods.technical@gmail.com>
Signed-off-by: Tom Rini <trini@konsulko.com>
175 lines
5 KiB
C
175 lines
5 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2013 Atmel Corporation.
|
|
* Josh Wu <josh.wu@atmel.com>
|
|
*
|
|
* Configuation settings for the AT91SAM9N12-EK boards.
|
|
*/
|
|
|
|
#ifndef __AT91SAM9N12_CONFIG_H_
|
|
#define __AT91SAM9N12_CONFIG_H_
|
|
|
|
/* ARM asynchronous clock */
|
|
#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
|
|
#define CONFIG_SYS_AT91_MAIN_CLOCK 16000000 /* main clock xtal */
|
|
|
|
/* Misc CPU related */
|
|
#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
#define CONFIG_INITRD_TAG
|
|
#define CONFIG_SKIP_LOWLEVEL_INIT
|
|
|
|
/* LCD */
|
|
#define LCD_BPP LCD_COLOR16
|
|
#define LCD_OUTPUT_BPP 24
|
|
#define CONFIG_LCD_LOGO
|
|
#define CONFIG_LCD_INFO
|
|
#define CONFIG_LCD_INFO_BELOW_LOGO
|
|
#define CONFIG_ATMEL_HLCD
|
|
#define CONFIG_ATMEL_LCD_RGB565
|
|
|
|
/*
|
|
* BOOTP options
|
|
*/
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0x20000000
|
|
#define CONFIG_SYS_SDRAM_SIZE 0x08000000
|
|
|
|
/*
|
|
* Initial stack pointer: 4k - GENERATED_GBL_DATA_SIZE in internal SRAM,
|
|
* leaving the correct space for initial global data structure above
|
|
* that address while providing maximum stack area below.
|
|
*/
|
|
# define CONFIG_SYS_INIT_SP_ADDR \
|
|
(0x00300000 + 16 * 1024 - GENERATED_GBL_DATA_SIZE)
|
|
|
|
/* DataFlash */
|
|
#ifdef CONFIG_CMD_SF
|
|
#define CONFIG_SF_DEFAULT_SPEED 30000000
|
|
#endif
|
|
|
|
/* NAND flash */
|
|
#ifdef CONFIG_CMD_NAND
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
|
#define CONFIG_SYS_NAND_BASE 0x40000000
|
|
#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
|
|
#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
|
|
#define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PD(4)
|
|
#define CONFIG_SYS_NAND_READY_PIN GPIO_PIN_PD(5)
|
|
#endif
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"console=console=ttyS0,115200\0" \
|
|
"mtdparts="CONFIG_MTDPARTS_DEFAULT"\0" \
|
|
"bootargs_nand=rootfstype=ubifs ubi.mtd=7 root=ubi0:rootfs rw\0"\
|
|
"bootargs_mmc=root=/dev/mmcblk0p2 rw rootfstype=ext4 rootwait\0"
|
|
|
|
/* Ethernet */
|
|
#define CONFIG_KS8851_MLL
|
|
#define CONFIG_KS8851_MLL_BASEADDR 0x30000000 /* use NCS2 */
|
|
|
|
#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
|
|
|
|
#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
|
|
#define CONFIG_SYS_MEMTEST_END 0x26e00000
|
|
|
|
/* USB host */
|
|
#ifdef CONFIG_CMD_USB
|
|
#define CONFIG_USB_ATMEL
|
|
#define CONFIG_USB_ATMEL_CLK_SEL_PLLB
|
|
#define CONFIG_USB_OHCI_NEW
|
|
#define CONFIG_SYS_USB_OHCI_CPU_INIT
|
|
#define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_BASE_OHCI
|
|
#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9n12"
|
|
#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1
|
|
#endif
|
|
|
|
#ifdef CONFIG_SPI_BOOT
|
|
|
|
/* bootstrap + u-boot + env + linux in dataflash on CS0 */
|
|
#define CONFIG_ENV_OFFSET 0x5000
|
|
#define CONFIG_ENV_SIZE 0x3000
|
|
#define CONFIG_ENV_SECT_SIZE 0x1000
|
|
#define CONFIG_BOOTCOMMAND \
|
|
"setenv bootargs ${console} ${mtdparts} ${bootargs_nand};" \
|
|
"sf probe 0; sf read 0x22000000 0x100000 0x300000; " \
|
|
"bootm 0x22000000"
|
|
|
|
#elif defined(CONFIG_NAND_BOOT)
|
|
|
|
/* bootstrap + u-boot + env + linux in nandflash */
|
|
#define CONFIG_ENV_OFFSET 0x140000
|
|
#define CONFIG_ENV_OFFSET_REDUND 0x100000
|
|
#define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
|
|
#define CONFIG_BOOTCOMMAND \
|
|
"setenv bootargs ${console} ${mtdparts} ${bootargs_nand};" \
|
|
"nand read 0x21000000 0x180000 0x080000;" \
|
|
"nand read 0x22000000 0x200000 0x400000;" \
|
|
"bootm 0x22000000 - 0x21000000"
|
|
|
|
#else /* CONFIG_SD_BOOT */
|
|
|
|
/* bootstrap + u-boot + env + linux in mmc */
|
|
|
|
#ifdef CONFIG_ENV_IS_IN_MMC
|
|
/* Use raw reserved sectors to save environment */
|
|
#define CONFIG_ENV_OFFSET 0x2000
|
|
#define CONFIG_ENV_SIZE 0x1000
|
|
#define CONFIG_SYS_MMC_ENV_DEV 0
|
|
#else
|
|
/* Use file in FAT file to save environment */
|
|
#define CONFIG_ENV_SIZE 0x4000
|
|
#endif
|
|
|
|
#define CONFIG_BOOTCOMMAND \
|
|
"setenv bootargs ${console} ${mtdparts} ${bootargs_mmc};" \
|
|
"fatload mmc 0:1 0x21000000 dtb;" \
|
|
"fatload mmc 0:1 0x22000000 uImage;" \
|
|
"bootm 0x22000000 - 0x21000000"
|
|
|
|
#endif
|
|
|
|
/*
|
|
* Size of malloc() pool
|
|
*/
|
|
#define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024)
|
|
|
|
/* SPL */
|
|
#define CONFIG_SPL_TEXT_BASE 0x300000
|
|
#define CONFIG_SPL_MAX_SIZE 0x6000
|
|
#define CONFIG_SPL_STACK 0x308000
|
|
|
|
#define CONFIG_SPL_BSS_START_ADDR 0x20000000
|
|
#define CONFIG_SPL_BSS_MAX_SIZE 0x80000
|
|
#define CONFIG_SYS_SPL_MALLOC_START 0x20080000
|
|
#define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
|
|
|
|
#define CONFIG_SYS_MONITOR_LEN (512 << 10)
|
|
|
|
#define CONFIG_SYS_MASTER_CLOCK 132096000
|
|
#define CONFIG_SYS_AT91_PLLA 0x20953f03
|
|
#define CONFIG_SYS_MCKR 0x1301
|
|
#define CONFIG_SYS_MCKR_CSS 0x1302
|
|
|
|
#ifdef CONFIG_SD_BOOT
|
|
#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
|
|
#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
|
|
|
|
#elif CONFIG_SYS_USE_NANDFLASH
|
|
#elif CONFIG_SPI_BOOT
|
|
#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x8400
|
|
|
|
#elif CONFIG_NAND_BOOT
|
|
#define CONFIG_SPL_NAND_DRIVERS
|
|
#define CONFIG_SPL_NAND_BASE
|
|
#endif
|
|
#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x40000
|
|
#define CONFIG_SYS_NAND_5_ADDR_CYCLE
|
|
#define CONFIG_SYS_NAND_PAGE_SIZE 0x800
|
|
#define CONFIG_SYS_NAND_PAGE_COUNT 64
|
|
#define CONFIG_SYS_NAND_OOBSIZE 64
|
|
#define CONFIG_SYS_NAND_BLOCK_SIZE 0x20000
|
|
#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0x0
|
|
|
|
#endif
|