Pratyush Yadav 1af0334ab4 mtd: spi-nor-core: Fix address width on flash chips > 16MB ... If a flash chip has more than 16MB capacity but its BFPT reports BFPT_DWORD1_ADDRESS_BYTES_3_OR_4, the spi-nor framework defaults to 3. The check in spi_nor_scan() doesn't catch it because addr_width did get set. This fixes that check. Ported from Kernel commit 324f78dfb442b82365548b657ec4e6974c677502. Signed-off-by: Pratyush Yadav <p.yadav@ti.com> Reviewed-by: Jagan Teki <jagan@amarulasolutions.com>		2021-06-28 11:57:46 +05:30
..
fsl_espi_spl.c	common: Move hang() to the same header as panic()	2020-01-17 17:53:40 -05:00
Kconfig	mtd: spi-nor: add unlock all config option	2021-02-08 14:01:13 +05:30
Makefile	spi: Allow separate control of SPI_FLASH_TINY for SPL/TPL	2020-08-03 22:19:54 -04:00
sandbox.c	dm: Avoid accessing seq directly	2020-12-18 20:32:21 -07:00
sf-uclass.c	sf: Support querying write-protect	2021-03-27 15:04:31 +13:00
sf_dataflash.c	dm: treewide: Rename auto_alloc_size members to be shorter	2020-12-13 08:00:25 -07:00
sf_internal.h	mtd: spi-nor: allow registering multiple MTDs when DM is enabled	2021-06-24 11:53:31 +05:30
sf_mtd.c	mtd: spi-nor: fill-in mtd->dev member	2021-06-24 11:53:50 +05:30
sf_probe.c	mtd: spi-nor: allow registering multiple MTDs when DM is enabled	2021-06-24 11:53:31 +05:30
spi-nor-core.c	mtd: spi-nor-core: Fix address width on flash chips > 16MB	2021-06-28 11:57:46 +05:30
spi-nor-ids.c	mtd: spi-nor-ids: Add Macronix MX66UW2G345G	2021-06-22 13:53:24 +05:30
spi-nor-tiny.c	mtd: spi-nor: fill-in mtd->dev member	2021-06-24 11:53:50 +05:30