u-boot/include/dt-bindings/clock/r8a7792-cpg-mssr.h
Marek Vasut a3c31e98a1 clk: renesas: Synchronize Gen2 tables with Linux 5.0
Synchronize R-Car Gen2 clock tables with Linux 5.0,
commit 1c163f4c7b3f621efff9b28a47abb36f7378d783 .

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>
Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
2019-04-09 18:19:10 +02:00

39 lines
1 KiB
C

/* SPDX-License-Identifier: GPL-2.0+
*
* Copyright (C) 2015 Renesas Electronics Corp.
*/
#ifndef __DT_BINDINGS_CLOCK_R8A7792_CPG_MSSR_H__
#define __DT_BINDINGS_CLOCK_R8A7792_CPG_MSSR_H__
#include <dt-bindings/clock/renesas-cpg-mssr.h>
/* r8a7792 CPG Core Clocks */
#define R8A7792_CLK_Z 0
#define R8A7792_CLK_ZG 1
#define R8A7792_CLK_ZTR 2
#define R8A7792_CLK_ZTRD2 3
#define R8A7792_CLK_ZT 4
#define R8A7792_CLK_ZX 5
#define R8A7792_CLK_ZS 6
#define R8A7792_CLK_HP 7
#define R8A7792_CLK_I 8
#define R8A7792_CLK_B 9
#define R8A7792_CLK_LB 10
#define R8A7792_CLK_P 11
#define R8A7792_CLK_CL 12
#define R8A7792_CLK_M2 13
#define R8A7792_CLK_IMP 14
#define R8A7792_CLK_ZB3 15
#define R8A7792_CLK_ZB3D2 16
#define R8A7792_CLK_DDR 17
#define R8A7792_CLK_SD 18
#define R8A7792_CLK_MP 19
#define R8A7792_CLK_QSPI 20
#define R8A7792_CLK_CP 21
#define R8A7792_CLK_CPEX 22
#define R8A7792_CLK_RCAN 23
#define R8A7792_CLK_R 24
#define R8A7792_CLK_OSC 25
#endif /* __DT_BINDINGS_CLOCK_R8A7792_CPG_MSSR_H__ */