mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 00:47:26 +00:00
35b65dd8ef
Historically, the reset_cpu() function had an `addr` parameter which was
meant to pass in an address of the reset vector location, where the CPU
should reset to. This feature is no longer used anywhere in U-Boot as
all reset_cpu() implementations now ignore the passed value. Generic
code has been added which always calls reset_cpu() with `0` which means
this feature can no longer be used easily anyway.
Over time, many implementations seem to have "misunderstood" the
existence of this parameter as a way to customize/parameterize the reset
(e.g. COLD vs WARM resets). As this is not properly supported, the
code will almost always not do what it is intended to (because all
call-sites just call reset_cpu() with 0).
To avoid confusion and to clean up the codebase from unused left-overs
of the past, remove the `addr` parameter entirely. Code which intends
to support different kinds of resets should be rewritten as a sysreset
driver instead.
This transformation was done with the following coccinelle patch:
@@
expression argvalue;
@@
- reset_cpu(argvalue)
+ reset_cpu()
@@
identifier argname;
type argtype;
@@
- reset_cpu(argtype argname)
+ reset_cpu(void)
{ ... }
Signed-off-by: Harald Seiler <hws@denx.de>
Reviewed-by: Simon Glass <sjg@chromium.org>
158 lines
3.1 KiB
C
158 lines
3.1 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* board/renesas/koelsch/koelsch.c
|
|
*
|
|
* Copyright (C) 2013 Renesas Electronics Corporation
|
|
*
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <cpu_func.h>
|
|
#include <env.h>
|
|
#include <hang.h>
|
|
#include <init.h>
|
|
#include <malloc.h>
|
|
#include <dm.h>
|
|
#include <asm/global_data.h>
|
|
#include <dm/platform_data/serial_sh.h>
|
|
#include <env_internal.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/mach-types.h>
|
|
#include <asm/io.h>
|
|
#include <linux/bitops.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/errno.h>
|
|
#include <asm/arch/sys_proto.h>
|
|
#include <asm/gpio.h>
|
|
#include <asm/arch/rmobile.h>
|
|
#include <asm/arch/rcar-mstp.h>
|
|
#include <asm/arch/sh_sdhi.h>
|
|
#include <netdev.h>
|
|
#include <miiphy.h>
|
|
#include <i2c.h>
|
|
#include <div64.h>
|
|
#include "qos.h"
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
#define CLK2MHZ(clk) (clk / 1000 / 1000)
|
|
void s_init(void)
|
|
{
|
|
struct rcar_rwdt *rwdt = (struct rcar_rwdt *)RWDT_BASE;
|
|
struct rcar_swdt *swdt = (struct rcar_swdt *)SWDT_BASE;
|
|
u32 stc;
|
|
|
|
/* Watchdog init */
|
|
writel(0xA5A5A500, &rwdt->rwtcsra);
|
|
writel(0xA5A5A500, &swdt->swtcsra);
|
|
|
|
/* CPU frequency setting. Set to 1.5GHz */
|
|
stc = ((1500 / CLK2MHZ(CONFIG_SYS_CLK_FREQ)) - 1) << PLL0_STC_BIT;
|
|
clrsetbits_le32(PLL0CR, PLL0_STC_MASK, stc);
|
|
|
|
/* QoS */
|
|
qos_init();
|
|
}
|
|
|
|
#define TMU0_MSTP125 BIT(25)
|
|
|
|
#define SD1CKCR 0xE6150078
|
|
#define SD2CKCR 0xE615026C
|
|
#define SD_97500KHZ 0x7
|
|
|
|
int board_early_init_f(void)
|
|
{
|
|
mstp_clrbits_le32(MSTPSR1, SMSTPCR1, TMU0_MSTP125);
|
|
|
|
/*
|
|
* SD0 clock is set to 97.5MHz by default.
|
|
* Set SD1 and SD2 to the 97.5MHz as well.
|
|
*/
|
|
writel(SD_97500KHZ, SD1CKCR);
|
|
writel(SD_97500KHZ, SD2CKCR);
|
|
|
|
return 0;
|
|
}
|
|
|
|
#define ETHERNET_PHY_RESET 176 /* GPIO 5 22 */
|
|
|
|
int board_init(void)
|
|
{
|
|
/* adress of boot parameters */
|
|
gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100;
|
|
|
|
/* Force ethernet PHY out of reset */
|
|
gpio_request(ETHERNET_PHY_RESET, "phy_reset");
|
|
gpio_direction_output(ETHERNET_PHY_RESET, 0);
|
|
mdelay(10);
|
|
gpio_direction_output(ETHERNET_PHY_RESET, 1);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int dram_init(void)
|
|
{
|
|
if (fdtdec_setup_mem_size_base() != 0)
|
|
return -EINVAL;
|
|
|
|
return 0;
|
|
}
|
|
|
|
int dram_init_banksize(void)
|
|
{
|
|
fdtdec_setup_memory_banksize();
|
|
|
|
return 0;
|
|
}
|
|
|
|
/* Koelsch has KSZ8041NL/RNL */
|
|
#define PHY_CONTROL1 0x1E
|
|
#define PHY_LED_MODE 0xC000
|
|
#define PHY_LED_MODE_ACK 0x4000
|
|
int board_phy_config(struct phy_device *phydev)
|
|
{
|
|
int ret = phy_read(phydev, MDIO_DEVAD_NONE, PHY_CONTROL1);
|
|
ret &= ~PHY_LED_MODE;
|
|
ret |= PHY_LED_MODE_ACK;
|
|
ret = phy_write(phydev, MDIO_DEVAD_NONE, PHY_CONTROL1, (u16)ret);
|
|
|
|
return 0;
|
|
}
|
|
|
|
void reset_cpu(void)
|
|
{
|
|
struct udevice *dev;
|
|
const u8 pmic_bus = 6;
|
|
const u8 pmic_addr = 0x58;
|
|
u8 data;
|
|
int ret;
|
|
|
|
ret = i2c_get_chip_for_busnum(pmic_bus, pmic_addr, 1, &dev);
|
|
if (ret)
|
|
hang();
|
|
|
|
ret = dm_i2c_read(dev, 0x13, &data, 1);
|
|
if (ret)
|
|
hang();
|
|
|
|
data |= BIT(1);
|
|
|
|
ret = dm_i2c_write(dev, 0x13, &data, 1);
|
|
if (ret)
|
|
hang();
|
|
}
|
|
|
|
enum env_location env_get_location(enum env_operation op, int prio)
|
|
{
|
|
const u32 load_magic = 0xb33fc0de;
|
|
|
|
/* Block environment access if loaded using JTAG */
|
|
if ((readl(CONFIG_SPL_TEXT_BASE + 0x24) == load_magic) &&
|
|
(op != ENVOP_INIT))
|
|
return ENVL_UNKNOWN;
|
|
|
|
if (prio)
|
|
return ENVL_UNKNOWN;
|
|
|
|
return ENVL_SPI_FLASH;
|
|
}
|