mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-26 14:40:41 +00:00
0cb1aa9409
Component Notification DDR controller errata (3.00a):9001313030 Synchronization Time Waited After De-assertion of presetn is 128 pclk Cycles. Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com> |
||
---|---|---|
.. | ||
mediatek | ||
rockchip | ||
stm32mp1 | ||
bmips_ram.c | ||
k3-am654-ddrss.c | ||
k3-am654-ddrss.h | ||
Kconfig | ||
Makefile | ||
mpc83xx_sdram.c | ||
ram-uclass.c | ||
sandbox_ram.c | ||
stm32_sdram.c |