Benoît Thébaudeau 08028b113e mx5 clocks: Fix get_uart_clk() ... This function returned 66500000 instead of the correct lp_apm clock frequency if the CCM.CSCMR1.uart_clk_sel mux is set to 3. This patch fixes this issue by introducing the get_standard_pll_sel_clk() function that will be used by future patches to handle identical muxes used by many other clocks. Signed-off-by: Benoît Thébaudeau <benoit.thebaudeau@advansee.com> Cc: Stefano Babic <sbabic@denx.de>		2012-10-15 11:54:11 -07:00
..
cpu	mx5 clocks: Fix get_uart_clk()	2012-10-15 11:54:11 -07:00
dts	tegra: fdt: Add NAND controller binding and definitions	2012-09-07 13:54:30 -07:00
imx-common	mx5/6: Define default SoC input clock frequencies	2012-10-15 11:54:10 -07:00
include/asm	mx5 clocks: Fix get_lp_apm()	2012-10-15 11:54:11 -07:00
lib	serial: Remove CONFIG_SERIAL_MULTI from remaining sources	2012-10-15 11:53:59 -07:00
config.mk	arm: work around assembler bug	2012-10-04 14:19:04 +02:00