mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-28 15:41:40 +00:00
powerpc/85xx: Add the workaround for erratum CPC-A003 (enable on P4080)
CoreNet Platform Cache single-bit data error scrubbing will cause data corruption. Disable the feature to workaround the issue. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
This commit is contained in:
parent
1d2c2a62e3
commit
868da5936e
4 changed files with 8 additions and 0 deletions
|
@ -62,6 +62,9 @@ static int do_errata(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
|
|||
#ifdef CONFIG_SYS_FSL_ERRATUM_CPC_A002
|
||||
puts("Work-around for Erratum CPC-A002 enabled\n");
|
||||
#endif
|
||||
#ifdef CONFIG_SYS_FSL_ERRATUM_CPC_A003
|
||||
puts("Work-around for Erratum CPC-A003 enabled\n");
|
||||
#endif
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
|
|
@ -145,6 +145,9 @@ static void enable_cpc(void)
|
|||
#ifdef CONFIG_SYS_FSL_ERRATUM_CPC_A002
|
||||
setbits_be32(&cpc->cpchdbcr0, CPC_HDBCR0_TAG_ECC_SCRUB_DIS);
|
||||
#endif
|
||||
#ifdef CONFIG_SYS_FSL_ERRATUM_CPC_A003
|
||||
setbits_be32(&cpc->cpchdbcr0, CPC_HDBCR0_DATA_ECC_SCRUB_DIS);
|
||||
#endif
|
||||
|
||||
out_be32(&cpc->cpccsr0, CPC_CSR0_CE | CPC_CSR0_PE);
|
||||
/* Read back to sync write */
|
||||
|
|
|
@ -1620,6 +1620,7 @@ typedef struct cpc_corenet {
|
|||
#define CPC_ERRDIS_TMHITDIS 0x00000080 /* multi-way hit disable */
|
||||
#define CPC_HDBCR0_CDQ_SPEC_DIS 0x08000000
|
||||
#define CPC_HDBCR0_TAG_ECC_SCRUB_DIS 0x01000000
|
||||
#define CPC_HDBCR0_DATA_ECC_SCRUB_DIS 0x00400000
|
||||
#endif /* CONFIG_SYS_FSL_CPC */
|
||||
|
||||
/* Global Utilities Block */
|
||||
|
|
|
@ -41,6 +41,7 @@
|
|||
|
||||
#define CONFIG_SYS_P4080_ERRATUM_CPU22
|
||||
#define CONFIG_SYS_FSL_ERRATUM_CPC_A002
|
||||
#define CONFIG_SYS_FSL_ERRATUM_CPC_A003
|
||||
#define CONFIG_SYS_P4080_ERRATUM_SERDES8
|
||||
|
||||
#include "corenet_ds.h"
|
||||
|
|
Loading…
Reference in a new issue