2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2008-03-26 17:52:33 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2007-2008
|
2011-10-31 23:00:39 +00:00
|
|
|
* Stelian Pop <stelian@popies.net>
|
2008-03-26 17:52:33 +00:00
|
|
|
* Lead Tech Design <www.leadtechdesign.com>
|
|
|
|
*
|
2009-03-22 13:48:16 +00:00
|
|
|
* Configuation settings for the AT91SAM9260EK & AT91SAM9G20EK boards.
|
2008-03-26 17:52:33 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CONFIG_H
|
|
|
|
#define __CONFIG_H
|
|
|
|
|
2011-06-06 00:13:10 +00:00
|
|
|
/*
|
|
|
|
* SoC must be defined first, before hardware.h is included.
|
|
|
|
* In this case SoC is defined in boards.cfg.
|
|
|
|
*/
|
|
|
|
#include <asm/hardware.h>
|
2010-02-03 21:45:42 +00:00
|
|
|
|
2011-06-06 00:13:10 +00:00
|
|
|
/*
|
2022-10-21 00:22:39 +00:00
|
|
|
* Warning: changing CONFIG_TEXT_BASE requires
|
2011-06-06 00:13:10 +00:00
|
|
|
* adapting the initial boot program.
|
|
|
|
* Since the linker has to swallow that define, we must use a pure
|
|
|
|
* hex number here!
|
|
|
|
*/
|
2008-03-26 17:52:33 +00:00
|
|
|
|
2011-06-06 00:13:10 +00:00
|
|
|
/* ARM asynchronous clock */
|
2022-11-16 18:10:41 +00:00
|
|
|
#define CFG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
|
|
|
|
#define CFG_SYS_AT91_MAIN_CLOCK 18432000 /* main clock xtal */
|
2009-03-22 13:48:16 +00:00
|
|
|
|
2011-06-06 00:13:10 +00:00
|
|
|
/*
|
|
|
|
* SDRAM: 1 bank, min 32, max 128 MB
|
|
|
|
* Initialized before u-boot gets started.
|
|
|
|
*/
|
2022-11-16 18:10:37 +00:00
|
|
|
#define CFG_SYS_SDRAM_BASE ATMEL_BASE_CS1
|
|
|
|
#define CFG_SYS_SDRAM_SIZE 0x04000000
|
2011-06-06 00:13:10 +00:00
|
|
|
|
2022-11-16 18:10:41 +00:00
|
|
|
#define CFG_SYS_INIT_RAM_SIZE (16 * 1024)
|
2011-06-06 00:13:10 +00:00
|
|
|
#ifdef CONFIG_AT91SAM9XE
|
2022-11-16 18:10:41 +00:00
|
|
|
# define CFG_SYS_INIT_RAM_ADDR ATMEL_BASE_SRAM
|
2011-06-06 00:13:10 +00:00
|
|
|
#else
|
2022-11-16 18:10:41 +00:00
|
|
|
# define CFG_SYS_INIT_RAM_ADDR ATMEL_BASE_SRAM1
|
2011-06-06 00:13:10 +00:00
|
|
|
#endif
|
2008-03-26 17:52:33 +00:00
|
|
|
|
|
|
|
/* NAND flash */
|
2009-03-22 09:22:34 +00:00
|
|
|
#ifdef CONFIG_CMD_NAND
|
2022-11-12 22:36:51 +00:00
|
|
|
#define CFG_SYS_NAND_BASE ATMEL_BASE_CS3
|
|
|
|
#define CFG_SYS_NAND_MASK_ALE (1 << 21)
|
|
|
|
#define CFG_SYS_NAND_MASK_CLE (1 << 22)
|
|
|
|
#define CFG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14
|
|
|
|
#define CFG_SYS_NAND_READY_PIN AT91_PIN_PC13
|
2009-03-22 09:22:34 +00:00
|
|
|
#endif
|
2008-03-26 17:52:33 +00:00
|
|
|
|
|
|
|
/* USB */
|
2022-11-16 18:10:41 +00:00
|
|
|
#define CFG_SYS_USB_OHCI_REGS_BASE 0x00500000 /* AT91SAM9260_UHP_BASE */
|
2008-03-26 17:52:33 +00:00
|
|
|
|
|
|
|
#endif
|