2010-01-26 06:12:58 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2009 DENX Software Engineering
|
|
|
|
* Author: John Rigby <jrigby@gmail.com>
|
|
|
|
*
|
|
|
|
* Based on imx27lite.c:
|
|
|
|
* Copyright (C) 2008,2009 Eric Jarrige <jorasse@users.sourceforge.net>
|
|
|
|
* Copyright (C) 2009 Ilya Yanok <yanok@emcraft.com>
|
|
|
|
* And:
|
|
|
|
* RedBoot tx25_misc.c Copyright (C) 2009 Red Hat
|
|
|
|
*
|
2013-07-08 07:37:19 +00:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2010-01-26 06:12:58 +00:00
|
|
|
*/
|
|
|
|
#include <common.h>
|
|
|
|
#include <asm/io.h>
|
|
|
|
#include <asm/arch/imx-regs.h>
|
2013-05-03 10:32:16 +00:00
|
|
|
#include <asm/arch/iomux-mx25.h>
|
2011-08-29 04:27:06 +00:00
|
|
|
#include <asm/gpio.h>
|
2010-01-26 06:12:58 +00:00
|
|
|
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
2013-04-11 09:35:51 +00:00
|
|
|
#ifdef CONFIG_SPL_BUILD
|
|
|
|
void board_init_f(ulong bootflag)
|
|
|
|
{
|
2013-05-19 01:48:13 +00:00
|
|
|
/*
|
|
|
|
* copy ourselves from where we are running to where we were
|
|
|
|
* linked at. Use ulong pointers as all addresses involved
|
|
|
|
* are 4-byte-aligned.
|
|
|
|
*/
|
|
|
|
ulong *start_ptr, *end_ptr, *link_ptr, *run_ptr, *dst;
|
|
|
|
asm volatile ("ldr %0, =_start" : "=r"(start_ptr));
|
|
|
|
asm volatile ("ldr %0, =_end" : "=r"(end_ptr));
|
|
|
|
asm volatile ("ldr %0, =board_init_f" : "=r"(link_ptr));
|
|
|
|
asm volatile ("adr %0, board_init_f" : "=r"(run_ptr));
|
|
|
|
for (dst = start_ptr; dst < end_ptr; dst++)
|
|
|
|
*dst = *(dst+(run_ptr-link_ptr));
|
|
|
|
/*
|
|
|
|
* branch to nand_boot's link-time address.
|
|
|
|
*/
|
2013-04-11 09:35:51 +00:00
|
|
|
asm volatile("ldr pc, =nand_boot");
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2010-01-26 06:12:58 +00:00
|
|
|
#ifdef CONFIG_FEC_MXC
|
2013-05-03 10:32:16 +00:00
|
|
|
/*
|
|
|
|
* FIXME: need to revisit this
|
|
|
|
* The original code enabled PUE and 100-k pull-down without PKE, so the right
|
|
|
|
* value here is likely:
|
|
|
|
* 0 for no pull
|
|
|
|
* or:
|
|
|
|
* PAD_CTL_PUS_100K_DOWN for 100-k pull-down
|
|
|
|
*/
|
|
|
|
#define FEC_OUT_PAD_CTRL 0
|
|
|
|
|
2012-08-19 21:33:50 +00:00
|
|
|
#define GPIO_FEC_RESET_B IMX_GPIO_NR(4, 7)
|
|
|
|
#define GPIO_FEC_ENABLE_B IMX_GPIO_NR(4, 9)
|
2012-09-01 22:44:09 +00:00
|
|
|
|
2010-01-26 06:12:58 +00:00
|
|
|
void tx25_fec_init(void)
|
|
|
|
{
|
2013-05-03 10:32:16 +00:00
|
|
|
static const iomux_v3_cfg_t fec_pads[] = {
|
|
|
|
MX25_PAD_FEC_TX_CLK__FEC_TX_CLK,
|
|
|
|
MX25_PAD_FEC_RX_DV__FEC_RX_DV,
|
|
|
|
MX25_PAD_FEC_RDATA0__FEC_RDATA0,
|
|
|
|
NEW_PAD_CTRL(MX25_PAD_FEC_TDATA0__FEC_TDATA0, FEC_OUT_PAD_CTRL),
|
|
|
|
NEW_PAD_CTRL(MX25_PAD_FEC_TX_EN__FEC_TX_EN, FEC_OUT_PAD_CTRL),
|
|
|
|
NEW_PAD_CTRL(MX25_PAD_FEC_MDC__FEC_MDC, FEC_OUT_PAD_CTRL),
|
|
|
|
MX25_PAD_FEC_MDIO__FEC_MDIO,
|
|
|
|
MX25_PAD_FEC_RDATA1__FEC_RDATA1,
|
|
|
|
NEW_PAD_CTRL(MX25_PAD_FEC_TDATA1__FEC_TDATA1, FEC_OUT_PAD_CTRL),
|
|
|
|
|
|
|
|
NEW_PAD_CTRL(MX25_PAD_D13__GPIO_4_7, 0), /* FEC_RESET_B */
|
|
|
|
NEW_PAD_CTRL(MX25_PAD_D11__GPIO_4_9, 0), /* FEC_ENABLE_B */
|
|
|
|
};
|
|
|
|
|
|
|
|
static const iomux_v3_cfg_t fec_cfg_pads[] = {
|
|
|
|
MX25_PAD_FEC_RDATA0__GPIO_3_10,
|
|
|
|
MX25_PAD_FEC_RDATA1__GPIO_3_11,
|
|
|
|
MX25_PAD_FEC_RX_DV__GPIO_3_12,
|
|
|
|
};
|
2010-01-26 06:12:58 +00:00
|
|
|
|
|
|
|
debug("tx25_fec_init\n");
|
2013-05-03 10:32:16 +00:00
|
|
|
imx_iomux_v3_setup_multiple_pads(fec_pads, ARRAY_SIZE(fec_pads));
|
2010-01-26 06:12:58 +00:00
|
|
|
|
|
|
|
/* drop PHY power and assert reset (low) */
|
2012-06-16 07:16:17 +00:00
|
|
|
gpio_direction_output(GPIO_FEC_RESET_B, 0);
|
|
|
|
gpio_direction_output(GPIO_FEC_ENABLE_B, 0);
|
2010-01-26 06:12:58 +00:00
|
|
|
|
|
|
|
mdelay(5);
|
|
|
|
|
|
|
|
debug("resetting phy\n");
|
|
|
|
|
|
|
|
/* turn on PHY power leaving reset asserted */
|
2012-06-16 07:16:17 +00:00
|
|
|
gpio_set_value(GPIO_FEC_ENABLE_B, 1);
|
2010-01-26 06:12:58 +00:00
|
|
|
|
|
|
|
mdelay(10);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Setup some strapping pins that are latched by the PHY
|
|
|
|
* as reset goes high.
|
|
|
|
*
|
|
|
|
* Set PHY mode to 111
|
|
|
|
* mode0 comes from FEC_RDATA0 which is GPIO 3_10 in mux mode 5
|
|
|
|
* mode1 comes from FEC_RDATA1 which is GPIO 3_11 in mux mode 5
|
|
|
|
* mode2 is tied high so nothing to do
|
|
|
|
*
|
|
|
|
* Turn on RMII mode
|
|
|
|
* RMII mode is selected by FEC_RX_DV which is GPIO 3_12 in mux mode
|
|
|
|
*/
|
|
|
|
/*
|
2013-05-03 10:32:16 +00:00
|
|
|
* set each mux mode to gpio mode
|
2010-01-26 06:12:58 +00:00
|
|
|
*/
|
2013-05-03 10:32:16 +00:00
|
|
|
imx_iomux_v3_setup_multiple_pads(fec_cfg_pads,
|
|
|
|
ARRAY_SIZE(fec_cfg_pads));
|
2010-01-26 06:12:58 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* set each to 1 and make each an output
|
|
|
|
*/
|
2012-08-19 21:33:50 +00:00
|
|
|
gpio_direction_output(IMX_GPIO_NR(3, 10), 1);
|
|
|
|
gpio_direction_output(IMX_GPIO_NR(3, 11), 1);
|
|
|
|
gpio_direction_output(IMX_GPIO_NR(3, 12), 1);
|
2010-01-26 06:12:58 +00:00
|
|
|
|
|
|
|
mdelay(22); /* this value came from RedBoot */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* deassert PHY reset
|
|
|
|
*/
|
2012-06-16 07:16:17 +00:00
|
|
|
gpio_set_value(GPIO_FEC_RESET_B, 1);
|
2010-01-26 06:12:58 +00:00
|
|
|
|
|
|
|
mdelay(5);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* set FEC pins back
|
|
|
|
*/
|
2013-05-03 10:32:16 +00:00
|
|
|
imx_iomux_v3_setup_multiple_pads(fec_pads, ARRAY_SIZE(fec_pads));
|
2010-01-26 06:12:58 +00:00
|
|
|
}
|
|
|
|
#else
|
|
|
|
#define tx25_fec_init()
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_MXC_UART
|
2013-05-03 10:32:16 +00:00
|
|
|
/*
|
|
|
|
* Set up input pins with hysteresis and 100-k pull-ups
|
|
|
|
*/
|
|
|
|
#define UART1_IN_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_100K_UP)
|
|
|
|
/*
|
|
|
|
* FIXME: need to revisit this
|
|
|
|
* The original code enabled PUE and 100-k pull-down without PKE, so the right
|
|
|
|
* value here is likely:
|
|
|
|
* 0 for no pull
|
|
|
|
* or:
|
|
|
|
* PAD_CTL_PUS_100K_DOWN for 100-k pull-down
|
|
|
|
*/
|
|
|
|
#define UART1_OUT_PAD_CTRL 0
|
|
|
|
|
|
|
|
static void tx25_uart1_init(void)
|
|
|
|
{
|
|
|
|
static const iomux_v3_cfg_t uart1_pads[] = {
|
|
|
|
NEW_PAD_CTRL(MX25_PAD_UART1_RXD__UART1_RXD, UART1_IN_PAD_CTRL),
|
|
|
|
NEW_PAD_CTRL(MX25_PAD_UART1_TXD__UART1_TXD, UART1_OUT_PAD_CTRL),
|
|
|
|
NEW_PAD_CTRL(MX25_PAD_UART1_RTS__UART1_RTS, UART1_OUT_PAD_CTRL),
|
|
|
|
NEW_PAD_CTRL(MX25_PAD_UART1_CTS__UART1_CTS, UART1_IN_PAD_CTRL),
|
|
|
|
};
|
|
|
|
|
|
|
|
imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#define tx25_uart1_init()
|
2010-01-26 06:12:58 +00:00
|
|
|
#endif
|
2013-05-03 10:32:16 +00:00
|
|
|
|
|
|
|
int board_init()
|
|
|
|
{
|
|
|
|
tx25_uart1_init();
|
|
|
|
|
2010-04-21 11:52:38 +00:00
|
|
|
/* board id for linux */
|
|
|
|
gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
|
2010-01-26 06:12:58 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int board_late_init(void)
|
|
|
|
{
|
|
|
|
tx25_fec_init();
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2011-10-13 05:34:59 +00:00
|
|
|
int dram_init(void)
|
2010-01-26 06:12:58 +00:00
|
|
|
{
|
2010-09-17 11:10:42 +00:00
|
|
|
/* dram_init must store complete ramsize in gd->ram_size */
|
2011-07-03 05:55:33 +00:00
|
|
|
gd->ram_size = get_ram_size((void *)PHYS_SDRAM_1,
|
2010-09-17 11:10:42 +00:00
|
|
|
PHYS_SDRAM_1_SIZE);
|
|
|
|
return 0;
|
|
|
|
}
|
2010-01-26 06:12:58 +00:00
|
|
|
|
2010-09-17 11:10:42 +00:00
|
|
|
void dram_init_banksize(void)
|
|
|
|
{
|
2010-01-26 06:12:58 +00:00
|
|
|
gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
|
2011-07-03 05:55:33 +00:00
|
|
|
gd->bd->bi_dram[0].size = get_ram_size((void *)PHYS_SDRAM_1,
|
2010-01-26 06:12:58 +00:00
|
|
|
PHYS_SDRAM_1_SIZE);
|
|
|
|
#if CONFIG_NR_DRAM_BANKS > 1
|
|
|
|
gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
|
2011-07-03 05:55:33 +00:00
|
|
|
gd->bd->bi_dram[1].size = get_ram_size((void *)PHYS_SDRAM_2,
|
2010-01-26 06:12:58 +00:00
|
|
|
PHYS_SDRAM_2_SIZE);
|
2010-09-17 11:10:42 +00:00
|
|
|
#else
|
2010-01-26 06:12:58 +00:00
|
|
|
|
2010-09-17 11:10:42 +00:00
|
|
|
#endif
|
2010-01-26 06:12:58 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
int checkboard(void)
|
|
|
|
{
|
|
|
|
printf("KARO TX25\n");
|
|
|
|
return 0;
|
|
|
|
}
|