2018-05-06 21:58:06 +00:00
|
|
|
# SPDX-License-Identifier: GPL-2.0
|
2013-09-30 16:22:09 +00:00
|
|
|
#
|
2014-03-28 00:54:47 +00:00
|
|
|
# Copyright 2008-2014 Freescale Semiconductor, Inc.
|
2013-09-30 16:22:09 +00:00
|
|
|
|
2014-03-28 00:54:47 +00:00
|
|
|
obj-$(CONFIG_SYS_FSL_DDR1) += main.o util.o ctrl_regs.o options.o \
|
|
|
|
lc_common_dimm_params.o
|
|
|
|
obj-$(CONFIG_SYS_FSL_DDR2) += main.o util.o ctrl_regs.o options.o \
|
|
|
|
lc_common_dimm_params.o
|
|
|
|
obj-$(CONFIG_SYS_FSL_DDR3) += main.o util.o ctrl_regs.o options.o \
|
|
|
|
lc_common_dimm_params.o
|
|
|
|
obj-$(CONFIG_SYS_FSL_DDR4) += main.o util.o ctrl_regs.o options.o \
|
|
|
|
lc_common_dimm_params.o
|
2013-09-30 16:22:09 +00:00
|
|
|
|
|
|
|
ifdef CONFIG_DDR_SPD
|
|
|
|
SPD := y
|
|
|
|
endif
|
|
|
|
ifdef CONFIG_SPD_EEPROM
|
|
|
|
SPD := y
|
|
|
|
endif
|
|
|
|
ifdef SPD
|
|
|
|
obj-$(CONFIG_SYS_FSL_DDR1) += ddr1_dimm_params.o
|
|
|
|
obj-$(CONFIG_SYS_FSL_DDR2) += ddr2_dimm_params.o
|
|
|
|
obj-$(CONFIG_SYS_FSL_DDR3) += ddr3_dimm_params.o
|
2014-03-28 00:54:47 +00:00
|
|
|
obj-$(CONFIG_SYS_FSL_DDR4) += ddr4_dimm_params.o
|
2013-09-30 16:22:09 +00:00
|
|
|
endif
|
|
|
|
|
|
|
|
obj-$(CONFIG_FSL_DDR_INTERACTIVE) += interactive.o
|
|
|
|
obj-$(CONFIG_SYS_FSL_DDRC_GEN1) += mpc85xx_ddr_gen1.o
|
|
|
|
obj-$(CONFIG_SYS_FSL_DDRC_GEN2) += mpc85xx_ddr_gen2.o
|
|
|
|
obj-$(CONFIG_SYS_FSL_DDRC_GEN3) += mpc85xx_ddr_gen3.o
|
2016-12-28 16:43:40 +00:00
|
|
|
obj-$(CONFIG_SYS_FSL_DDRC_86XX_GEN2) += mpc86xx_ddr.o
|
2013-09-30 21:20:51 +00:00
|
|
|
obj-$(CONFIG_SYS_FSL_DDRC_ARM_GEN3) += arm_ddr_gen3.o
|
2014-03-28 00:54:47 +00:00
|
|
|
obj-$(CONFIG_SYS_FSL_DDRC_GEN4) += fsl_ddr_gen4.o
|
2016-08-26 10:30:39 +00:00
|
|
|
obj-$(CONFIG_SYS_FSL_MMDC) += fsl_mmdc.o
|