2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2014-10-22 10:13:19 +00:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2014 Stefan Roese <sr@denx.de>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _CONFIG_DB_MV7846MP_GP_H
|
|
|
|
#define _CONFIG_DB_MV7846MP_GP_H
|
|
|
|
|
2021-08-21 17:50:14 +00:00
|
|
|
#include <linux/sizes.h>
|
|
|
|
|
2014-10-22 10:13:19 +00:00
|
|
|
/*
|
|
|
|
* High Level Configuration Options (easy to change)
|
|
|
|
*/
|
|
|
|
|
2015-08-06 12:27:36 +00:00
|
|
|
/*
|
|
|
|
* TEXT_BASE needs to be below 16MiB, since this area is scrubbed
|
|
|
|
* for DDR ECC byte filling in the SPL before loading the main
|
|
|
|
* U-Boot into it.
|
|
|
|
*/
|
2014-10-22 10:13:19 +00:00
|
|
|
|
|
|
|
/* I2C */
|
2022-12-04 15:04:09 +00:00
|
|
|
#define CFG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
|
2014-10-22 10:13:19 +00:00
|
|
|
|
|
|
|
/* SPI NOR flash default params, used by sf commands */
|
|
|
|
|
|
|
|
/* Environment in SPI NOR flash */
|
|
|
|
|
|
|
|
#define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* mv-common.h should be defined after CMD configs since it used them
|
|
|
|
* to enable certain macros
|
|
|
|
*/
|
|
|
|
#include "mv-common.h"
|
|
|
|
|
2015-01-19 10:33:47 +00:00
|
|
|
/*
|
|
|
|
* Memory layout while starting into the bin_hdr via the
|
|
|
|
* BootROM:
|
|
|
|
*
|
|
|
|
* 0x4000.4000 - 0x4003.4000 headers space (192KiB)
|
|
|
|
* 0x4000.4030 bin_hdr start address
|
|
|
|
* 0x4003.4000 - 0x4004.7c00 BootROM memory allocations (15KiB)
|
|
|
|
* 0x4007.fffc BootROM stack top
|
|
|
|
*
|
|
|
|
* The address space between 0x4007.fffc and 0x400f.fff is not locked in
|
|
|
|
* L2 cache thus cannot be used.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* Enable DDR support in SPL (DDR3 training from Marvell bin_hdr) */
|
2022-11-16 18:10:37 +00:00
|
|
|
#define CFG_SYS_SDRAM_SIZE SZ_1G
|
2015-01-19 10:33:47 +00:00
|
|
|
|
2014-10-22 10:13:19 +00:00
|
|
|
#endif /* _CONFIG_DB_MV7846MP_GP_H */
|