2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2017-11-15 12:14:44 +00:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2017, STMicroelectronics - All Rights Reserved
|
2020-12-02 17:47:30 +00:00
|
|
|
* Author(s): Patrice Chotard, <patrice.chotard@foss.st.com> for STMicroelectronics.
|
2017-11-15 12:14:44 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __STM32_PWR_H_
|
2020-05-10 17:40:13 +00:00
|
|
|
#define __STM32_PWR_H_
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#include <linux/bitops.h>
|
|
|
|
#endif
|
2017-11-15 12:14:44 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Offsets of some PWR registers
|
|
|
|
*/
|
|
|
|
#define PWR_CR1_ODEN BIT(16)
|
|
|
|
#define PWR_CR1_ODSWEN BIT(17)
|
|
|
|
#define PWR_CSR1_ODRDY BIT(16)
|
|
|
|
#define PWR_CSR1_ODSWRDY BIT(17)
|
|
|
|
|
|
|
|
struct stm32_pwr_regs {
|
|
|
|
u32 cr1; /* power control register 1 */
|
|
|
|
u32 csr1; /* power control/status register 2 */
|
|
|
|
u32 cr2; /* power control register 2 */
|
|
|
|
u32 csr2; /* power control/status register 2 */
|
|
|
|
};
|
|
|
|
|
|
|
|
#endif /* __STM32_PWR_H_ */
|