2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2009-04-16 19:30:48 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2007-2008
|
2011-10-31 23:00:39 +00:00
|
|
|
* Stelian Pop <stelian@popies.net>
|
2009-04-16 19:30:48 +00:00
|
|
|
* Lead Tech Design <www.leadtechdesign.com>
|
|
|
|
* Copyright (C) 2008 Ronetix Ilko Iliev (www.ronetix.at)
|
|
|
|
* Copyright (C) 2009 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
2019-12-28 17:45:05 +00:00
|
|
|
#include <init.h>
|
2020-10-31 03:38:53 +00:00
|
|
|
#include <asm/global_data.h>
|
2014-02-26 13:47:58 +00:00
|
|
|
#include <linux/sizes.h>
|
2011-06-08 22:01:16 +00:00
|
|
|
#include <asm/io.h>
|
2013-11-29 11:13:45 +00:00
|
|
|
#include <asm/gpio.h>
|
2009-04-16 19:30:48 +00:00
|
|
|
#include <asm/arch/at91sam9_smc.h>
|
|
|
|
#include <asm/arch/at91_common.h>
|
|
|
|
#include <asm/arch/at91_rstc.h>
|
2010-04-19 11:18:43 +00:00
|
|
|
#include <asm/arch/at91_matrix.h>
|
2009-04-16 19:30:48 +00:00
|
|
|
#include <asm/arch/clk.h>
|
2011-06-08 22:01:16 +00:00
|
|
|
#include <asm/arch/gpio.h>
|
2017-06-01 01:47:48 +00:00
|
|
|
#include <asm/mach-types.h>
|
2009-04-16 19:30:48 +00:00
|
|
|
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
|
|
|
/* ------------------------------------------------------------------------- */
|
|
|
|
/*
|
2021-04-23 13:41:34 +00:00
|
|
|
* Miscellaneous platform dependent initializations
|
2009-04-16 19:30:48 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifdef CONFIG_CMD_NAND
|
|
|
|
static void pm9263_nand_hw_init(void)
|
|
|
|
{
|
|
|
|
unsigned long csa;
|
2011-06-08 22:01:16 +00:00
|
|
|
struct at91_smc *smc = (struct at91_smc *)ATMEL_BASE_SMC0;
|
|
|
|
struct at91_matrix *matrix = (struct at91_matrix *)ATMEL_BASE_MATRIX;
|
2009-04-16 19:30:48 +00:00
|
|
|
|
|
|
|
/* Enable CS3 */
|
2010-04-19 11:18:43 +00:00
|
|
|
csa = readl(&matrix->csa[0]) | AT91_MATRIX_CSA_EBI_CS3A;
|
|
|
|
writel(csa, &matrix->csa[0]);
|
2009-04-16 19:30:48 +00:00
|
|
|
|
|
|
|
/* Configure SMC CS3 for NAND/SmartMedia */
|
2010-04-19 11:18:43 +00:00
|
|
|
writel(AT91_SMC_SETUP_NWE(1) | AT91_SMC_SETUP_NCS_WR(1) |
|
|
|
|
AT91_SMC_SETUP_NRD(1) | AT91_SMC_SETUP_NCS_RD(1),
|
|
|
|
&smc->cs[3].setup);
|
|
|
|
|
|
|
|
writel(AT91_SMC_PULSE_NWE(3) | AT91_SMC_PULSE_NCS_WR(3) |
|
|
|
|
AT91_SMC_PULSE_NRD(3) | AT91_SMC_PULSE_NCS_RD(3),
|
|
|
|
&smc->cs[3].pulse);
|
|
|
|
|
|
|
|
writel(AT91_SMC_CYCLE_NWE(5) | AT91_SMC_CYCLE_NRD(5),
|
|
|
|
&smc->cs[3].cycle);
|
|
|
|
|
|
|
|
writel(AT91_SMC_MODE_RM_NRD | AT91_SMC_MODE_WM_NWE |
|
|
|
|
AT91_SMC_MODE_EXNW_DISABLE |
|
2009-04-16 19:30:48 +00:00
|
|
|
#ifdef CONFIG_SYS_NAND_DBW_16
|
2010-04-19 11:18:43 +00:00
|
|
|
AT91_SMC_MODE_DBW_16 |
|
2009-04-16 19:30:48 +00:00
|
|
|
#else /* CONFIG_SYS_NAND_DBW_8 */
|
2010-04-19 11:18:43 +00:00
|
|
|
AT91_SMC_MODE_DBW_8 |
|
2009-04-16 19:30:48 +00:00
|
|
|
#endif
|
2010-04-19 11:18:43 +00:00
|
|
|
AT91_SMC_MODE_TDF_CYCLE(2),
|
|
|
|
&smc->cs[3].mode);
|
2009-04-16 19:30:48 +00:00
|
|
|
|
|
|
|
/* Configure RDY/BSY */
|
2022-11-12 22:36:51 +00:00
|
|
|
gpio_direction_input(CFG_SYS_NAND_READY_PIN);
|
2009-04-16 19:30:48 +00:00
|
|
|
|
|
|
|
/* Enable NandFlash */
|
2022-11-12 22:36:51 +00:00
|
|
|
gpio_direction_output(CFG_SYS_NAND_ENABLE_PIN, 1);
|
2009-04-16 19:30:48 +00:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2011-12-09 10:56:55 +00:00
|
|
|
int board_early_init_f(void)
|
2009-04-16 19:30:48 +00:00
|
|
|
{
|
2011-12-09 10:56:55 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int board_init(void)
|
|
|
|
{
|
2021-04-23 13:41:34 +00:00
|
|
|
/* arch number of PM9263 Board */
|
2011-12-09 10:56:55 +00:00
|
|
|
gd->bd->bi_arch_number = MACH_TYPE_PM9263;
|
|
|
|
|
2021-04-23 13:41:34 +00:00
|
|
|
/* address of boot parameters */
|
2009-04-16 19:30:48 +00:00
|
|
|
gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
|
|
|
|
|
|
|
|
#ifdef CONFIG_CMD_NAND
|
|
|
|
pm9263_nand_hw_init();
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_USB_OHCI_NEW
|
|
|
|
at91_uhp_hw_init();
|
|
|
|
#endif
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int dram_init(void)
|
2010-12-12 10:41:59 +00:00
|
|
|
{
|
2021-04-23 13:41:34 +00:00
|
|
|
/* dram_init must store complete RAM size in gd->ram_size */
|
2011-07-03 05:55:33 +00:00
|
|
|
gd->ram_size = get_ram_size((void *)PHYS_SDRAM,
|
2010-12-12 10:41:59 +00:00
|
|
|
PHYS_SDRAM_SIZE);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2017-03-31 14:40:32 +00:00
|
|
|
int dram_init_banksize(void)
|
2009-04-16 19:30:48 +00:00
|
|
|
{
|
|
|
|
gd->bd->bi_dram[0].start = PHYS_SDRAM;
|
|
|
|
gd->bd->bi_dram[0].size = PHYS_SDRAM_SIZE;
|
2017-03-31 14:40:32 +00:00
|
|
|
|
|
|
|
return 0;
|
2009-04-16 19:30:48 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef CONFIG_DISPLAY_BOARDINFO
|
|
|
|
int checkboard (void)
|
|
|
|
{
|
|
|
|
char *ss;
|
|
|
|
|
|
|
|
printf ("Board : Ronetix PM9263\n");
|
|
|
|
|
|
|
|
switch (gd->fb_base) {
|
|
|
|
case PHYS_PSRAM:
|
|
|
|
ss = "(PSRAM)";
|
|
|
|
break;
|
|
|
|
|
2011-06-08 22:01:16 +00:00
|
|
|
case ATMEL_BASE_SRAM0:
|
2009-04-16 19:30:48 +00:00
|
|
|
ss = "(Internal SRAM)";
|
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
ss = "";
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
printf("Video memory : 0x%08lX %s\n", gd->fb_base, ss );
|
|
|
|
|
|
|
|
printf ("\n");
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif
|