2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2016-09-07 10:47:28 +00:00
|
|
|
/*
|
|
|
|
* Copyright 2016 Freescale Semiconductor
|
2021-06-03 02:51:19 +00:00
|
|
|
* Copyright 2019-2021 NXP
|
2016-09-07 10:47:28 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __LS1046A_COMMON_H
|
|
|
|
#define __LS1046A_COMMON_H
|
|
|
|
|
2017-03-30 04:23:13 +00:00
|
|
|
/* SPL build */
|
|
|
|
#ifdef CONFIG_SPL_BUILD
|
|
|
|
#define SPL_NO_QBMAN
|
|
|
|
#define SPL_NO_FMAN
|
|
|
|
#define SPL_NO_ENV
|
|
|
|
#define SPL_NO_MISC
|
|
|
|
#define SPL_NO_QSPI
|
|
|
|
#define SPL_NO_USB
|
|
|
|
#define SPL_NO_SATA
|
|
|
|
#endif
|
2018-06-26 21:48:29 +00:00
|
|
|
#if defined(CONFIG_SPL_BUILD) && \
|
|
|
|
(defined(CONFIG_NAND_BOOT) || defined(CONFIG_QSPI_BOOT))
|
2017-03-30 04:23:13 +00:00
|
|
|
#define SPL_NO_MMC
|
|
|
|
#endif
|
2018-06-08 23:37:27 +00:00
|
|
|
#if defined(CONFIG_SPL_BUILD) && \
|
|
|
|
!defined(CONFIG_SPL_FSL_LS_PPA)
|
2017-03-30 04:23:13 +00:00
|
|
|
#define SPL_NO_IFC
|
|
|
|
#endif
|
|
|
|
|
2016-09-07 10:47:28 +00:00
|
|
|
#include <asm/arch/config.h>
|
2017-03-22 06:36:28 +00:00
|
|
|
#include <asm/arch/stream_id_lsch2.h>
|
2016-09-07 10:47:28 +00:00
|
|
|
|
|
|
|
/* Link Definitions */
|
|
|
|
|
2022-11-16 18:10:41 +00:00
|
|
|
#define CFG_SYS_DDR_SDRAM_BASE 0x80000000
|
2022-10-29 00:27:13 +00:00
|
|
|
#define CFG_SYS_FSL_DDR_SDRAM_BASE_PHY 0
|
2022-11-16 18:10:41 +00:00
|
|
|
#define CFG_SYS_SDRAM_BASE CFG_SYS_DDR_SDRAM_BASE
|
|
|
|
#define CFG_SYS_DDR_BLOCK2_BASE 0x880000000ULL
|
2016-09-07 10:47:28 +00:00
|
|
|
|
2020-06-01 19:53:26 +00:00
|
|
|
#define CPU_RELEASE_ADDR secondary_boot_addr
|
2016-09-07 10:47:28 +00:00
|
|
|
|
|
|
|
/* Serial Port */
|
2022-11-16 18:10:28 +00:00
|
|
|
#define CFG_SYS_NS16550_CLK (get_serial_clock())
|
2016-09-07 10:47:28 +00:00
|
|
|
|
2016-09-07 09:56:14 +00:00
|
|
|
/* NAND SPL */
|
|
|
|
#ifdef CONFIG_NAND_BOOT
|
2022-11-12 22:36:51 +00:00
|
|
|
#define CFG_SYS_NAND_U_BOOT_DST CONFIG_TEXT_BASE
|
|
|
|
#define CFG_SYS_NAND_U_BOOT_START CONFIG_TEXT_BASE
|
2016-09-07 09:56:14 +00:00
|
|
|
#endif
|
|
|
|
|
2021-02-05 11:02:01 +00:00
|
|
|
/* GPIO */
|
|
|
|
|
2016-09-07 10:47:28 +00:00
|
|
|
/* I2C */
|
|
|
|
|
|
|
|
/* FMan ucode */
|
2017-03-30 04:23:13 +00:00
|
|
|
#ifndef SPL_NO_FMAN
|
2016-09-07 10:47:28 +00:00
|
|
|
#ifdef CONFIG_SYS_DPAA_FMAN
|
2022-11-16 18:10:41 +00:00
|
|
|
#define CFG_SYS_FM_MURAM_SIZE 0x60000
|
2017-03-30 04:23:13 +00:00
|
|
|
#endif
|
2016-09-07 10:47:28 +00:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/* Miscellaneous configurable options */
|
|
|
|
|
|
|
|
#define HWCONFIG_BUFFER_SIZE 128
|
|
|
|
|
2017-06-15 03:10:09 +00:00
|
|
|
#define BOOT_TARGET_DEVICES(func) \
|
2018-01-03 07:53:09 +00:00
|
|
|
func(SCSI, scsi, 0) \
|
2017-06-15 03:10:09 +00:00
|
|
|
func(MMC, mmc, 0) \
|
2019-01-29 15:38:37 +00:00
|
|
|
func(USB, usb, 0) \
|
|
|
|
func(DHCP, dhcp, na)
|
2017-06-15 03:10:09 +00:00
|
|
|
#include <config_distro_bootcmd.h>
|
|
|
|
|
2019-06-06 12:35:28 +00:00
|
|
|
#if defined(CONFIG_TARGET_LS1046AFRWY)
|
|
|
|
#define LS1046A_BOOT_SRC_AND_HDR\
|
|
|
|
"boot_scripts=ls1046afrwy_boot.scr\0" \
|
|
|
|
"boot_script_hdr=hdr_ls1046afrwy_bs.out\0"
|
2020-04-20 10:29:06 +00:00
|
|
|
#elif defined(CONFIG_TARGET_LS1046AQDS)
|
|
|
|
#define LS1046A_BOOT_SRC_AND_HDR\
|
|
|
|
"boot_scripts=ls1046aqds_boot.scr\0" \
|
|
|
|
"boot_script_hdr=hdr_ls1046aqds_bs.out\0"
|
2019-06-06 12:35:28 +00:00
|
|
|
#else
|
|
|
|
#define LS1046A_BOOT_SRC_AND_HDR\
|
|
|
|
"boot_scripts=ls1046ardb_boot.scr\0" \
|
|
|
|
"boot_script_hdr=hdr_ls1046ardb_bs.out\0"
|
|
|
|
#endif
|
2017-03-30 04:23:13 +00:00
|
|
|
#ifndef SPL_NO_MISC
|
2016-09-07 10:47:28 +00:00
|
|
|
/* Initial environment variables */
|
2022-12-04 15:03:50 +00:00
|
|
|
#define CFG_EXTRA_ENV_SETTINGS \
|
2016-09-07 10:47:28 +00:00
|
|
|
"hwconfig=fsl_ddr:bank_intlv=auto\0" \
|
|
|
|
"ramdisk_addr=0x800000\0" \
|
|
|
|
"ramdisk_size=0x2000000\0" \
|
2020-02-19 09:02:22 +00:00
|
|
|
"bootm_size=0x10000000\0" \
|
2020-04-20 10:29:06 +00:00
|
|
|
"kernel_addr=0x61000000\0" \
|
2017-06-15 03:10:09 +00:00
|
|
|
"scriptaddr=0x80000000\0" \
|
2017-06-06 15:20:29 +00:00
|
|
|
"scripthdraddr=0x80080000\0" \
|
2017-06-15 03:10:09 +00:00
|
|
|
"fdtheader_addr_r=0x80100000\0" \
|
|
|
|
"kernelheader_addr_r=0x80200000\0" \
|
|
|
|
"load_addr=0xa0000000\0" \
|
2017-06-06 15:20:29 +00:00
|
|
|
"kernel_addr_r=0x81000000\0" \
|
2017-06-15 03:10:09 +00:00
|
|
|
"fdt_addr_r=0x90000000\0" \
|
|
|
|
"ramdisk_addr_r=0xa0000000\0" \
|
2016-09-07 10:47:28 +00:00
|
|
|
"kernel_start=0x1000000\0" \
|
2020-01-22 10:29:46 +00:00
|
|
|
"kernelheader_start=0x600000\0" \
|
2016-09-07 10:47:28 +00:00
|
|
|
"kernel_load=0xa0000000\0" \
|
|
|
|
"kernel_size=0x2800000\0" \
|
2017-11-22 05:08:35 +00:00
|
|
|
"kernelheader_size=0x40000\0" \
|
2017-11-09 09:57:56 +00:00
|
|
|
"kernel_addr_sd=0x8000\0" \
|
|
|
|
"kernel_size_sd=0x14000\0" \
|
2020-01-22 10:29:46 +00:00
|
|
|
"kernelhdr_addr_sd=0x3000\0" \
|
2017-11-22 05:08:35 +00:00
|
|
|
"kernelhdr_size_sd=0x10\0" \
|
2016-09-07 10:47:28 +00:00
|
|
|
"console=ttyS0,115200\0" \
|
2017-10-22 21:55:07 +00:00
|
|
|
CONFIG_MTDPARTS_DEFAULT "\0" \
|
2017-06-15 03:10:09 +00:00
|
|
|
BOOTENV \
|
2019-06-06 12:35:28 +00:00
|
|
|
LS1046A_BOOT_SRC_AND_HDR \
|
2017-06-15 03:10:09 +00:00
|
|
|
"scan_dev_for_boot_part=" \
|
|
|
|
"part list ${devtype} ${devnum} devplist; " \
|
|
|
|
"env exists devplist || setenv devplist 1; " \
|
|
|
|
"for distro_bootpart in ${devplist}; do " \
|
|
|
|
"if fstype ${devtype} " \
|
|
|
|
"${devnum}:${distro_bootpart} " \
|
|
|
|
"bootfstype; then " \
|
|
|
|
"run scan_dev_for_boot; " \
|
|
|
|
"fi; " \
|
|
|
|
"done\0" \
|
2017-06-06 15:20:29 +00:00
|
|
|
"boot_a_script=" \
|
|
|
|
"load ${devtype} ${devnum}:${distro_bootpart} " \
|
|
|
|
"${scriptaddr} ${prefix}${script}; " \
|
|
|
|
"env exists secureboot && load ${devtype} " \
|
|
|
|
"${devnum}:${distro_bootpart} " \
|
2019-04-23 05:52:17 +00:00
|
|
|
"${scripthdraddr} ${prefix}${boot_script_hdr}; " \
|
|
|
|
"env exists secureboot " \
|
|
|
|
"&& esbc_validate ${scripthdraddr};" \
|
2017-06-06 15:20:29 +00:00
|
|
|
"source ${scriptaddr}\0" \
|
2017-06-15 03:10:09 +00:00
|
|
|
"qspi_bootcmd=echo Trying load from qspi..;" \
|
|
|
|
"sf probe && sf read $load_addr " \
|
2017-11-22 05:08:35 +00:00
|
|
|
"$kernel_start $kernel_size; env exists secureboot " \
|
|
|
|
"&& sf read $kernelheader_addr_r $kernelheader_start " \
|
|
|
|
"$kernelheader_size && esbc_validate ${kernelheader_addr_r}; " \
|
|
|
|
"bootm $load_addr#$board\0" \
|
2020-04-20 10:29:06 +00:00
|
|
|
"nand_bootcmd=echo Trying load from nand..;" \
|
|
|
|
"nand info; nand read $load_addr " \
|
|
|
|
"$kernel_start $kernel_size; env exists secureboot " \
|
|
|
|
"&& nand read $kernelheader_addr_r $kernelheader_start " \
|
|
|
|
"$kernelheader_size && esbc_validate ${kernelheader_addr_r}; " \
|
|
|
|
"bootm $load_addr#$board\0" \
|
|
|
|
"nor_bootcmd=echo Trying load from nor..;" \
|
|
|
|
"cp.b $kernel_addr $load_addr " \
|
|
|
|
"$kernel_size; env exists secureboot " \
|
|
|
|
"&& cp.b $kernelheader_addr $kernelheader_addr_r " \
|
|
|
|
"$kernelheader_size && esbc_validate ${kernelheader_addr_r}; " \
|
|
|
|
"bootm $load_addr#$board\0" \
|
2017-11-09 09:57:56 +00:00
|
|
|
"sd_bootcmd=echo Trying load from SD ..;" \
|
|
|
|
"mmcinfo; mmc read $load_addr " \
|
|
|
|
"$kernel_addr_sd $kernel_size_sd && " \
|
2017-11-22 05:08:35 +00:00
|
|
|
"env exists secureboot && mmc read $kernelheader_addr_r " \
|
|
|
|
"$kernelhdr_addr_sd $kernelhdr_size_sd " \
|
|
|
|
" && esbc_validate ${kernelheader_addr_r};" \
|
2017-11-09 09:57:56 +00:00
|
|
|
"bootm $load_addr#$board\0"
|
2017-06-15 03:10:09 +00:00
|
|
|
|
2017-03-30 04:23:13 +00:00
|
|
|
#endif
|
|
|
|
|
2017-05-17 14:23:10 +00:00
|
|
|
#include <asm/arch/soc.h>
|
|
|
|
|
2016-09-07 10:47:28 +00:00
|
|
|
#endif /* __LS1046A_COMMON_H */
|