2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2002-08-21 21:57:24 +00:00
|
|
|
/*
|
2003-10-09 20:09:04 +00:00
|
|
|
* (C) Copyright 2003
|
|
|
|
* Steven Scholz, imc Measurement & Control, steven.scholz@imc-berlin.de
|
|
|
|
*
|
2002-08-21 21:57:24 +00:00
|
|
|
* (C) Copyright 2002
|
|
|
|
* Rich Ireland, Enterasys Networks, rireland@enterasys.com.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Altera FPGA support
|
|
|
|
*/
|
|
|
|
#include <common.h>
|
2014-09-16 18:33:54 +00:00
|
|
|
#include <errno.h>
|
2003-10-09 20:09:04 +00:00
|
|
|
#include <ACEX1K.h>
|
Altera Stratix II support
Adds Support for Altera's Stratix II.
Within your board specific init file you will have to call
1. fpga_init (/* relocated code offset. usually => */ gd->reloc_off);
2. fpga_add (fpga_altera, (Altera_desc*)&altera_desc);
Altera_desc* contines (for example):
{
Altera_StratixII, /* part type */
passive_serial, /* interface type */
1, /* bytes of data part can accept */
(void *)(&funcs), /* interface function table */
0L, /* base interface address */
0 /* implementation specific cookie */
}
funcs is the interface. It is of type altera_board_specific_func.
It looks like this:
altera_board_specific_func func = {
pre_fn,
config_fn,
status_fn,
done_fn,
clk_fn,
data_fn,
abort_fn,
post_fn,
};
you will have to implement these functions, which is usually bit
banging some gpio.
Signed-off-by: Eran Liberty <liberty@extricom.com>
2008-03-26 23:50:49 +00:00
|
|
|
#include <stratixII.h>
|
2002-08-21 21:57:24 +00:00
|
|
|
|
2014-09-16 18:21:42 +00:00
|
|
|
/* Define FPGA_DEBUG to 1 to get debug printf's */
|
|
|
|
#define FPGA_DEBUG 0
|
2002-08-21 21:57:24 +00:00
|
|
|
|
2014-09-16 19:17:51 +00:00
|
|
|
static const struct altera_fpga {
|
|
|
|
enum altera_family family;
|
|
|
|
const char *name;
|
|
|
|
int (*load)(Altera_desc *, const void *, size_t);
|
|
|
|
int (*dump)(Altera_desc *, const void *, size_t);
|
|
|
|
int (*info)(Altera_desc *);
|
|
|
|
} altera_fpga[] = {
|
|
|
|
#if defined(CONFIG_FPGA_ACEX1K)
|
|
|
|
{ Altera_ACEX1K, "ACEX1K", ACEX1K_load, ACEX1K_dump, ACEX1K_info },
|
|
|
|
{ Altera_CYC2, "ACEX1K", ACEX1K_load, ACEX1K_dump, ACEX1K_info },
|
|
|
|
#elif defined(CONFIG_FPGA_CYCLON2)
|
|
|
|
{ Altera_ACEX1K, "CycloneII", CYC2_load, CYC2_dump, CYC2_info },
|
|
|
|
{ Altera_CYC2, "CycloneII", CYC2_load, CYC2_dump, CYC2_info },
|
|
|
|
#endif
|
|
|
|
#if defined(CONFIG_FPGA_STRATIX_II)
|
|
|
|
{ Altera_StratixII, "StratixII", StratixII_load,
|
|
|
|
StratixII_dump, StratixII_info },
|
|
|
|
#endif
|
2016-02-12 12:48:02 +00:00
|
|
|
#if defined(CONFIG_FPGA_STRATIX_V)
|
|
|
|
{ Altera_StratixV, "StratixV", stratixv_load, NULL, NULL },
|
|
|
|
#endif
|
2014-09-08 12:08:45 +00:00
|
|
|
#if defined(CONFIG_FPGA_SOCFPGA)
|
|
|
|
{ Altera_SoCFPGA, "SoC FPGA", socfpga_load, NULL, NULL },
|
|
|
|
#endif
|
2014-09-16 19:17:51 +00:00
|
|
|
};
|
|
|
|
|
2014-09-16 18:32:51 +00:00
|
|
|
static int altera_validate(Altera_desc *desc, const char *fn)
|
|
|
|
{
|
|
|
|
if (!desc) {
|
|
|
|
printf("%s: NULL descriptor!\n", fn);
|
2014-09-16 18:33:54 +00:00
|
|
|
return -EINVAL;
|
2014-09-16 18:32:51 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
if ((desc->family < min_altera_type) ||
|
|
|
|
(desc->family > max_altera_type)) {
|
|
|
|
printf("%s: Invalid family type, %d\n", fn, desc->family);
|
2014-09-16 18:33:54 +00:00
|
|
|
return -EINVAL;
|
2014-09-16 18:32:51 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
if ((desc->iface < min_altera_iface_type) ||
|
|
|
|
(desc->iface > max_altera_iface_type)) {
|
|
|
|
printf("%s: Invalid Interface type, %d\n", fn, desc->iface);
|
2014-09-16 18:33:54 +00:00
|
|
|
return -EINVAL;
|
2014-09-16 18:32:51 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
if (!desc->size) {
|
|
|
|
printf("%s: NULL part size\n", fn);
|
2014-09-16 18:33:54 +00:00
|
|
|
return -EINVAL;
|
2014-09-16 18:32:51 +00:00
|
|
|
}
|
|
|
|
|
2014-09-16 18:33:54 +00:00
|
|
|
return 0;
|
2014-09-16 18:32:51 +00:00
|
|
|
}
|
2003-10-09 20:09:04 +00:00
|
|
|
|
2014-09-16 19:17:51 +00:00
|
|
|
static const struct altera_fpga *
|
|
|
|
altera_desc_to_fpga(Altera_desc *desc, const char *fn)
|
2002-08-21 21:57:24 +00:00
|
|
|
{
|
2014-09-16 19:17:51 +00:00
|
|
|
int i;
|
2003-10-09 20:09:04 +00:00
|
|
|
|
2014-09-16 19:17:51 +00:00
|
|
|
if (altera_validate(desc, fn)) {
|
|
|
|
printf("%s: Invalid device descriptor\n", fn);
|
|
|
|
return NULL;
|
2014-09-16 18:29:24 +00:00
|
|
|
}
|
|
|
|
|
2014-09-16 19:17:51 +00:00
|
|
|
for (i = 0; i < ARRAY_SIZE(altera_fpga); i++) {
|
|
|
|
if (desc->family == altera_fpga[i].family)
|
|
|
|
break;
|
|
|
|
}
|
2003-10-09 20:09:04 +00:00
|
|
|
|
2014-09-16 19:17:51 +00:00
|
|
|
if (i == ARRAY_SIZE(altera_fpga)) {
|
|
|
|
printf("%s: Unsupported family type, %d\n", fn, desc->family);
|
|
|
|
return NULL;
|
2003-10-09 20:09:04 +00:00
|
|
|
}
|
|
|
|
|
2014-09-16 19:17:51 +00:00
|
|
|
return &altera_fpga[i];
|
2002-08-21 21:57:24 +00:00
|
|
|
}
|
|
|
|
|
2014-09-16 19:17:51 +00:00
|
|
|
int altera_load(Altera_desc *desc, const void *buf, size_t bsize)
|
2002-08-21 21:57:24 +00:00
|
|
|
{
|
2014-09-16 19:17:51 +00:00
|
|
|
const struct altera_fpga *fpga = altera_desc_to_fpga(desc, __func__);
|
2003-10-09 20:09:04 +00:00
|
|
|
|
2014-09-16 19:17:51 +00:00
|
|
|
if (!fpga)
|
2014-09-16 18:29:24 +00:00
|
|
|
return FPGA_FAIL;
|
|
|
|
|
2014-09-16 19:17:51 +00:00
|
|
|
debug_cond(FPGA_DEBUG, "%s: Launching the %s Loader...\n",
|
|
|
|
__func__, fpga->name);
|
|
|
|
if (fpga->load)
|
|
|
|
return fpga->load(desc, buf, bsize);
|
|
|
|
return 0;
|
|
|
|
}
|
2003-10-09 20:09:04 +00:00
|
|
|
|
2014-09-16 19:17:51 +00:00
|
|
|
int altera_dump(Altera_desc *desc, const void *buf, size_t bsize)
|
|
|
|
{
|
|
|
|
const struct altera_fpga *fpga = altera_desc_to_fpga(desc, __func__);
|
2003-10-09 20:09:04 +00:00
|
|
|
|
2014-09-16 19:17:51 +00:00
|
|
|
if (!fpga)
|
|
|
|
return FPGA_FAIL;
|
|
|
|
|
|
|
|
debug_cond(FPGA_DEBUG, "%s: Launching the %s Reader...\n",
|
|
|
|
__func__, fpga->name);
|
|
|
|
if (fpga->dump)
|
|
|
|
return fpga->dump(desc, buf, bsize);
|
|
|
|
return 0;
|
2002-08-21 21:57:24 +00:00
|
|
|
}
|
|
|
|
|
2014-09-16 18:29:24 +00:00
|
|
|
int altera_info(Altera_desc *desc)
|
2002-08-21 21:57:24 +00:00
|
|
|
{
|
2014-09-16 19:17:51 +00:00
|
|
|
const struct altera_fpga *fpga = altera_desc_to_fpga(desc, __func__);
|
2003-10-09 20:09:04 +00:00
|
|
|
|
2014-09-16 19:17:51 +00:00
|
|
|
if (!fpga)
|
2014-09-16 18:29:24 +00:00
|
|
|
return FPGA_FAIL;
|
2003-10-09 20:09:04 +00:00
|
|
|
|
2014-09-16 19:17:51 +00:00
|
|
|
printf("Family: \t%s\n", fpga->name);
|
2003-10-09 20:09:04 +00:00
|
|
|
|
2014-09-16 18:29:24 +00:00
|
|
|
printf("Interface type:\t");
|
|
|
|
switch (desc->iface) {
|
|
|
|
case passive_serial:
|
|
|
|
printf("Passive Serial (PS)\n");
|
|
|
|
break;
|
|
|
|
case passive_parallel_synchronous:
|
|
|
|
printf("Passive Parallel Synchronous (PPS)\n");
|
|
|
|
break;
|
|
|
|
case passive_parallel_asynchronous:
|
|
|
|
printf("Passive Parallel Asynchronous (PPA)\n");
|
|
|
|
break;
|
|
|
|
case passive_serial_asynchronous:
|
|
|
|
printf("Passive Serial Asynchronous (PSA)\n");
|
|
|
|
break;
|
|
|
|
case altera_jtag_mode: /* Not used */
|
|
|
|
printf("JTAG Mode\n");
|
|
|
|
break;
|
|
|
|
case fast_passive_parallel:
|
|
|
|
printf("Fast Passive Parallel (FPP)\n");
|
|
|
|
break;
|
|
|
|
case fast_passive_parallel_security:
|
|
|
|
printf("Fast Passive Parallel with Security (FPPS)\n");
|
|
|
|
break;
|
|
|
|
/* Add new interface types here */
|
|
|
|
default:
|
|
|
|
printf("Unsupported interface type, %d\n", desc->iface);
|
|
|
|
}
|
|
|
|
|
|
|
|
printf("Device Size: \t%zd bytes\n"
|
|
|
|
"Cookie: \t0x%x (%d)\n",
|
|
|
|
desc->size, desc->cookie, desc->cookie);
|
2003-10-09 20:09:04 +00:00
|
|
|
|
2014-09-16 18:29:24 +00:00
|
|
|
if (desc->iface_fns) {
|
|
|
|
printf("Device Function Table @ 0x%p\n", desc->iface_fns);
|
2014-09-16 19:17:51 +00:00
|
|
|
if (fpga->info)
|
|
|
|
fpga->info(desc);
|
2003-10-09 20:09:04 +00:00
|
|
|
} else {
|
2014-09-16 18:29:24 +00:00
|
|
|
printf("No Device Function Table.\n");
|
2003-10-09 20:09:04 +00:00
|
|
|
}
|
|
|
|
|
2014-09-16 19:17:51 +00:00
|
|
|
return FPGA_SUCCESS;
|
2003-10-09 20:09:04 +00:00
|
|
|
}
|