2005-07-28 15:08:46 +00:00
|
|
|
#
|
2006-09-01 17:49:50 +00:00
|
|
|
# (C) Copyright 2006
|
|
|
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
2006-10-08 22:42:01 +00:00
|
|
|
#
|
2005-07-28 15:08:46 +00:00
|
|
|
# Copyright 2004 Freescale Semiconductor, Inc.
|
|
|
|
#
|
|
|
|
# See file CREDITS for list of people who contributed to this
|
|
|
|
# project.
|
|
|
|
#
|
|
|
|
# This program is free software; you can redistribute it and/or
|
|
|
|
# modify it under the terms of the GNU General Public License as
|
|
|
|
# published by the Free Software Foundation; either version 2 of
|
|
|
|
# the License, or (at your option) any later version.
|
|
|
|
#
|
|
|
|
# This program is distributed in the hope that it will be useful,
|
|
|
|
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
# GNU General Public License for more details.
|
|
|
|
#
|
|
|
|
# You should have received a copy of the GNU General Public License
|
|
|
|
# along with this program; if not, write to the Free Software
|
|
|
|
# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
|
|
# MA 02111-1307 USA
|
|
|
|
#
|
|
|
|
|
|
|
|
include $(TOPDIR)/config.mk
|
|
|
|
|
2010-11-05 14:48:07 +00:00
|
|
|
LIB = $(obj)lib$(CPU).o
|
2005-07-28 15:08:46 +00:00
|
|
|
|
2006-08-03 10:39:49 +00:00
|
|
|
START = start.o
|
2005-07-28 15:08:46 +00:00
|
|
|
|
2008-03-24 14:40:27 +00:00
|
|
|
COBJS-y += traps.o
|
|
|
|
COBJS-y += cpu.o
|
|
|
|
COBJS-y += cpu_init.o
|
|
|
|
COBJS-y += speed.o
|
|
|
|
COBJS-y += interrupts.o
|
|
|
|
COBJS-y += ecc.o
|
|
|
|
COBJS-$(CONFIG_QE) += qe_io.o
|
2008-03-24 14:40:32 +00:00
|
|
|
COBJS-$(CONFIG_FSL_SERDES) += serdes.o
|
2009-07-23 19:09:38 +00:00
|
|
|
COBJS-$(CONFIG_PCI) += pci.o
|
|
|
|
COBJS-$(CONFIG_PCIE) += pcie.o
|
2008-03-24 14:40:27 +00:00
|
|
|
COBJS-$(CONFIG_OF_LIBFDT) += fdt.o
|
|
|
|
|
2012-05-25 14:14:46 +00:00
|
|
|
# Stub implementations of cache management functions for USB
|
|
|
|
COBJS-$(CONFIG_USB_EHCI) += cache.o
|
|
|
|
|
2011-08-26 18:32:44 +00:00
|
|
|
ifdef CONFIG_FSL_DDR2
|
2011-10-25 06:29:17 +00:00
|
|
|
COBJS_LN-$(CONFIG_MPC8349) += ddr-gen2.o
|
2011-08-26 18:32:44 +00:00
|
|
|
else
|
|
|
|
COBJS-y += spd_sdram.o
|
|
|
|
endif
|
|
|
|
COBJS-$(CONFIG_FSL_DDR2) += law.o
|
|
|
|
|
2008-03-24 14:40:27 +00:00
|
|
|
COBJS := $(COBJS-y)
|
2011-10-25 06:29:17 +00:00
|
|
|
SRCS := $(START:.o=.S) $(SOBJS:.o=.S) $(COBJS:.o=.c) $(addprefix $(obj),$(COBJS_LN-y:.o=.c))
|
|
|
|
OBJS := $(addprefix $(obj),$(SOBJS) $(COBJS) $(COBJS_LN-y))
|
2006-09-01 17:49:50 +00:00
|
|
|
START := $(addprefix $(obj),$(START))
|
2005-07-28 15:08:46 +00:00
|
|
|
|
2006-09-01 17:49:50 +00:00
|
|
|
all: $(obj).depend $(START) $(LIB)
|
2005-07-28 15:08:46 +00:00
|
|
|
|
|
|
|
$(LIB): $(OBJS)
|
2010-11-05 14:48:07 +00:00
|
|
|
$(call cmd_link_o_target, $(OBJS))
|
2005-07-28 15:08:46 +00:00
|
|
|
|
2011-08-26 18:32:44 +00:00
|
|
|
$(obj)ddr-gen1.c:
|
|
|
|
ln -sf $(SRCTREE)/arch/powerpc/cpu/mpc85xx/ddr-gen1.c $(obj)ddr-gen1.c
|
|
|
|
|
|
|
|
$(obj)ddr-gen2.c:
|
|
|
|
ln -sf $(SRCTREE)/arch/powerpc/cpu/mpc85xx/ddr-gen2.c $(obj)ddr-gen2.c
|
|
|
|
|
|
|
|
$(obj)ddr-gen3.c:
|
|
|
|
ln -sf $(SRCTREE)/arch/powerpc/cpu/mpc85xx/ddr-gen3.c $(obj)ddr-gen3.c
|
|
|
|
|
2005-07-28 15:08:46 +00:00
|
|
|
#########################################################################
|
|
|
|
|
2006-09-01 17:49:50 +00:00
|
|
|
# defines $(obj).depend target
|
|
|
|
include $(SRCTREE)/rules.mk
|
2005-07-28 15:08:46 +00:00
|
|
|
|
2006-09-01 17:49:50 +00:00
|
|
|
sinclude $(obj).depend
|
2005-07-28 15:08:46 +00:00
|
|
|
|
|
|
|
#########################################################################
|