2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2016-03-31 18:51:36 +00:00
|
|
|
/*
|
|
|
|
|
* include/configs/rcar-gen3-common.h
|
|
|
|
|
* This file is R-Car Gen3 common configuration file.
|
|
|
|
|
*
|
2017-05-13 13:57:39 +00:00
|
|
|
* Copyright (C) 2015-2017 Renesas Electronics Corporation
|
2016-03-31 18:51:36 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef __RCAR_GEN3_COMMON_H
|
|
|
|
|
#define __RCAR_GEN3_COMMON_H
|
|
|
|
|
|
|
|
|
|
#include <asm/arch/rmobile.h>
|
|
|
|
|
|
|
|
|
|
#define CONFIG_REMAKE_ELF
|
|
|
|
|
|
ARM: rmobile: Add recovery SPL for R-Car Gen3
Build an SPL which can be started via SCIF download mode on R-Car Gen3
and allows loading and executing U-Boot uImage with the next stage code.
This is also useful for starting e.g. ATF BL2, which inits the hardware
and returns to the U-Boot SPL, which can then load e.g. U-Boot proper.
The H3, M3-W, M3-N SoCs have plenty of SRAM for storing the U-Boot SPL
while the payload, e.g. ATF BL2, executes, so there is no problem here.
However, E3 and D3 have much less SRAM, hence the loader uses a trick
where it copies itself beyond the area used by BL2 and executes from
there. That area is 32kiB large and not enough to hold U-Boot SPL, BSS,
stack and malloc area, so the later two are placed at +0x4000 offset
from start of SRAM, another area not used by ATF BL2. To make things
even more complicated, the SCIF loader cannot load to the upper 32kiB
of the SRAM directly, hence the copying approach.
Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>
Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
2018-10-03 10:44:13 +00:00
|
|
|
#ifdef CONFIG_SPL
|
|
|
|
|
#define CONFIG_SPL_TARGET "spl/u-boot-spl.scif"
|
|
|
|
|
#endif
|
|
|
|
|
|
2016-03-31 18:51:36 +00:00
|
|
|
/* boot option */
|
|
|
|
|
|
|
|
|
|
#define CONFIG_CMDLINE_TAG
|
|
|
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
|
|
|
#define CONFIG_INITRD_TAG
|
|
|
|
|
|
2017-11-28 07:25:21 +00:00
|
|
|
/* Generic Interrupt Controller Definitions */
|
|
|
|
|
#define CONFIG_GICV2
|
|
|
|
|
#define GICD_BASE 0xF1010000
|
|
|
|
|
#define GICC_BASE 0xF1020000
|
|
|
|
|
|
2016-03-31 18:51:36 +00:00
|
|
|
/* console */
|
2017-07-21 21:16:08 +00:00
|
|
|
#define CONFIG_SYS_CBSIZE 2048
|
|
|
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
|
|
|
|
#define CONFIG_SYS_MAXARGS 64
|
2016-03-31 18:51:36 +00:00
|
|
|
#define CONFIG_SYS_BAUDRATE_TABLE { 115200, 38400 }
|
|
|
|
|
|
|
|
|
|
/* MEMORY */
|
2017-09-15 19:09:47 +00:00
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR CONFIG_SYS_TEXT_BASE
|
2016-03-31 18:51:36 +00:00
|
|
|
|
2017-05-13 13:57:39 +00:00
|
|
|
#define DRAM_RSV_SIZE 0x08000000
|
2017-11-27 05:01:20 +00:00
|
|
|
#define CONFIG_SYS_SDRAM_BASE (0x40000000 + DRAM_RSV_SIZE)
|
|
|
|
|
#define CONFIG_SYS_SDRAM_SIZE (0x80000000u - DRAM_RSV_SIZE)
|
2018-05-31 13:18:18 +00:00
|
|
|
#define CONFIG_SYS_LOAD_ADDR 0x58000000
|
|
|
|
|
#define CONFIG_LOADADDR CONFIG_SYS_LOAD_ADDR
|
2017-05-13 13:57:39 +00:00
|
|
|
#define CONFIG_VERY_BIG_RAM
|
2017-11-27 05:01:20 +00:00
|
|
|
#define CONFIG_MAX_MEM_MAPPED (0x80000000u - DRAM_RSV_SIZE)
|
2016-03-31 18:51:36 +00:00
|
|
|
|
|
|
|
|
#define CONFIG_SYS_MONITOR_BASE 0x00000000
|
|
|
|
|
#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
|
|
|
|
|
#define CONFIG_SYS_MALLOC_LEN (1 * 1024 * 1024)
|
2018-04-10 14:06:40 +00:00
|
|
|
#define CONFIG_SYS_BOOTM_LEN (64 << 20)
|
2016-03-31 18:51:36 +00:00
|
|
|
|
|
|
|
|
/* ENV setting */
|
|
|
|
|
#define CONFIG_ENV_OVERWRITE
|
|
|
|
|
|
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
2018-11-26 23:19:03 +00:00
|
|
|
"bootm_size=0x10000000\0"
|
2016-03-31 18:51:36 +00:00
|
|
|
|
|
|
|
|
#define CONFIG_BOOTCOMMAND \
|
|
|
|
|
"tftp 0x48080000 Image; " \
|
2017-05-13 13:57:43 +00:00
|
|
|
"tftp 0x48000000 Image-"CONFIG_DEFAULT_FDT_FILE"; " \
|
2016-03-31 18:51:36 +00:00
|
|
|
"booti 0x48080000 - 0x48000000"
|
|
|
|
|
|
ARM: rmobile: Add recovery SPL for R-Car Gen3
Build an SPL which can be started via SCIF download mode on R-Car Gen3
and allows loading and executing U-Boot uImage with the next stage code.
This is also useful for starting e.g. ATF BL2, which inits the hardware
and returns to the U-Boot SPL, which can then load e.g. U-Boot proper.
The H3, M3-W, M3-N SoCs have plenty of SRAM for storing the U-Boot SPL
while the payload, e.g. ATF BL2, executes, so there is no problem here.
However, E3 and D3 have much less SRAM, hence the loader uses a trick
where it copies itself beyond the area used by BL2 and executes from
there. That area is 32kiB large and not enough to hold U-Boot SPL, BSS,
stack and malloc area, so the later two are placed at +0x4000 offset
from start of SRAM, another area not used by ATF BL2. To make things
even more complicated, the SCIF loader cannot load to the upper 32kiB
of the SRAM directly, hence the copying approach.
Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>
Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
2018-10-03 10:44:13 +00:00
|
|
|
/* SPL support */
|
|
|
|
|
#if defined(CONFIG_R8A7795) || defined(CONFIG_R8A7796) || defined(CONFIG_R8A77965)
|
|
|
|
|
#define CONFIG_SPL_BSS_START_ADDR 0xe633f000
|
|
|
|
|
#define CONFIG_SPL_BSS_MAX_SIZE 0x1000
|
|
|
|
|
#else
|
|
|
|
|
#define CONFIG_SPL_BSS_START_ADDR 0xe631f000
|
|
|
|
|
#define CONFIG_SPL_BSS_MAX_SIZE 0x1000
|
|
|
|
|
#endif
|
|
|
|
|
#define CONFIG_SPL_STACK 0xe6304000
|
|
|
|
|
#define CONFIG_SPL_MAX_SIZE 0x7000
|
|
|
|
|
#ifdef CONFIG_SPL_BUILD
|
|
|
|
|
#define CONFIG_CONS_SCIF2
|
|
|
|
|
#define CONFIG_SH_SCIF_CLK_FREQ 65000000
|
|
|
|
|
#endif
|
|
|
|
|
|
2016-03-31 18:51:36 +00:00
|
|
|
#endif /* __RCAR_GEN3_COMMON_H */
|
