2020-12-11 12:01:46 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
|
|
/*
|
|
|
|
* Copyright 2020 Compass Electronics Group, LLC
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __IMX8MN_BEACON_H
|
|
|
|
#define __IMX8MN_BEACON_H
|
|
|
|
|
|
|
|
#include <linux/sizes.h>
|
|
|
|
#include <asm/arch/imx-regs.h>
|
|
|
|
|
2022-11-16 18:10:41 +00:00
|
|
|
#define CFG_SYS_UBOOT_BASE \
|
2020-12-11 12:01:46 +00:00
|
|
|
(QSPI0_AMBA_BASE + CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512)
|
|
|
|
|
|
|
|
/* Link Definitions */
|
|
|
|
|
2022-11-16 18:10:41 +00:00
|
|
|
#define CFG_SYS_INIT_RAM_ADDR 0x40000000
|
|
|
|
#define CFG_SYS_INIT_RAM_SIZE 0x200000
|
2020-12-11 12:01:46 +00:00
|
|
|
|
2022-11-16 18:10:37 +00:00
|
|
|
#define CFG_SYS_SDRAM_BASE 0x40000000
|
2020-12-11 12:01:46 +00:00
|
|
|
#define PHYS_SDRAM 0x40000000
|
2023-02-05 22:40:10 +00:00
|
|
|
#if IS_ENABLED(CONFIG_IMX8MN_BEACON_2GB_LPDDR)
|
2021-02-16 14:19:52 +00:00
|
|
|
#define PHYS_SDRAM_SIZE 0x80000000 /* 2GB DDR */
|
|
|
|
#else
|
2020-12-11 12:01:46 +00:00
|
|
|
#define PHYS_SDRAM_SIZE 0x40000000 /* 1GB DDR */
|
2021-02-16 14:19:52 +00:00
|
|
|
#endif
|
2020-12-11 12:01:46 +00:00
|
|
|
|
|
|
|
#endif
|