2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2016-01-13 10:55:37 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2015 Xilinx, Inc,
|
2023-07-10 12:35:49 +00:00
|
|
|
* Michal Simek <michal.simek@amd.com>
|
2016-01-13 10:55:37 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _ZYNQMPPL_H_
|
|
|
|
#define _ZYNQMPPL_H_
|
|
|
|
|
|
|
|
#include <xilinx.h>
|
2020-05-10 17:40:13 +00:00
|
|
|
#include <linux/bitops.h>
|
2016-01-13 10:55:37 +00:00
|
|
|
|
|
|
|
#define ZYNQMP_FPGA_OP_INIT (1 << 0)
|
|
|
|
#define ZYNQMP_FPGA_OP_LOAD (1 << 1)
|
|
|
|
#define ZYNQMP_FPGA_OP_DONE (1 << 2)
|
|
|
|
|
2018-05-31 09:40:23 +00:00
|
|
|
#define ZYNQMP_FPGA_FLAG_AUTHENTICATED BIT(2)
|
|
|
|
#define ZYNQMP_FPGA_FLAG_ENCRYPTED BIT(3)
|
|
|
|
|
2016-09-29 18:44:41 +00:00
|
|
|
#define ZYNQMP_CSU_IDCODE_DEVICE_CODE_SHIFT 15
|
|
|
|
#define ZYNQMP_CSU_IDCODE_DEVICE_CODE_MASK (0xf << \
|
|
|
|
ZYNQMP_CSU_IDCODE_DEVICE_CODE_SHIFT)
|
|
|
|
#define ZYNQMP_CSU_IDCODE_SVD_SHIFT 12
|
2017-06-28 13:40:32 +00:00
|
|
|
#define ZYNQMP_CSU_IDCODE_SVD_MASK (0x7 << ZYNQMP_CSU_IDCODE_SVD_SHIFT)
|
2016-09-29 18:44:41 +00:00
|
|
|
|
2016-01-13 10:55:37 +00:00
|
|
|
extern struct xilinx_fpga_op zynqmp_op;
|
|
|
|
|
2022-07-22 14:16:13 +00:00
|
|
|
#if CONFIG_IS_ENABLED(FPGA_LOAD_SECURE)
|
2022-07-22 14:16:14 +00:00
|
|
|
#define ZYNQMP_FPGA_FLAGS (FPGA_LEGACY | \
|
|
|
|
FPGA_XILINX_ZYNQMP_DDRAUTH | \
|
|
|
|
FPGA_XILINX_ZYNQMP_ENC)
|
2022-07-22 14:16:13 +00:00
|
|
|
#else
|
2022-07-22 14:16:04 +00:00
|
|
|
#define ZYNQMP_FPGA_FLAGS (FPGA_LEGACY)
|
2022-07-22 14:16:13 +00:00
|
|
|
#endif
|
2016-01-13 10:55:37 +00:00
|
|
|
|
|
|
|
#endif /* _ZYNQMPPL_H_ */
|