2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2012-06-27 05:27:05 +00:00
|
|
|
/*
|
|
|
|
* Processor reset using WDT.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2012 Dmitry Bondar <bond@inmys.ru>
|
|
|
|
* Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
|
2013-07-08 07:37:19 +00:00
|
|
|
*/
|
2012-06-27 05:27:05 +00:00
|
|
|
|
|
|
|
#include <common.h>
|
2019-12-28 17:45:01 +00:00
|
|
|
#include <cpu_func.h>
|
2012-06-27 05:27:05 +00:00
|
|
|
#include <asm/io.h>
|
|
|
|
#include <asm/arch/timer_defs.h>
|
|
|
|
#include <asm/arch/hardware.h>
|
|
|
|
|
2020-12-15 15:47:52 +00:00
|
|
|
void reset_cpu(void)
|
2012-06-27 05:27:05 +00:00
|
|
|
{
|
|
|
|
struct davinci_timer *const wdttimer =
|
2012-11-21 00:45:12 +00:00
|
|
|
(struct davinci_timer *)DAVINCI_WDOG_BASE;
|
2012-06-27 05:27:05 +00:00
|
|
|
writel(0x08, &wdttimer->tgcr);
|
|
|
|
writel(readl(&wdttimer->tgcr) | 0x03, &wdttimer->tgcr);
|
|
|
|
writel(0, &wdttimer->tim12);
|
|
|
|
writel(0, &wdttimer->tim34);
|
|
|
|
writel(0, &wdttimer->prd12);
|
|
|
|
writel(0, &wdttimer->prd34);
|
|
|
|
writel(readl(&wdttimer->tcr) | 0x40, &wdttimer->tcr);
|
|
|
|
writel(readl(&wdttimer->wdtcr) | 0x4000, &wdttimer->wdtcr);
|
|
|
|
writel(0xa5c64000, &wdttimer->wdtcr);
|
|
|
|
writel(0xda7e4000, &wdttimer->wdtcr);
|
|
|
|
writel(0x4000, &wdttimer->wdtcr);
|
|
|
|
while (1)
|
|
|
|
/*nothing*/;
|
|
|
|
}
|