mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-30 06:53:09 +00:00
53 lines
1.3 KiB
C
53 lines
1.3 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0 */
|
||
|
|
/*
|
||
|
|
* Copyright (c) 2022 Nuvoton Technology Corp.
|
||
|
|
*
|
||
|
|
* Device Tree binding constants for NPCM8XX clock controller.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __DT_BINDINGS_CLOCK_NPCM8XX_H
|
||
|
|
#define __DT_BINDINGS_CLOCK_NPCM8XX_H
|
||
|
|
|
||
|
|
#define NPCM8XX_CLK_CPU 0
|
||
|
|
#define NPCM8XX_CLK_GFX_PIXEL 1
|
||
|
|
#define NPCM8XX_CLK_MC 2
|
||
|
|
#define NPCM8XX_CLK_ADC 3
|
||
|
|
#define NPCM8XX_CLK_AHB 4
|
||
|
|
#define NPCM8XX_CLK_TIMER 5
|
||
|
|
#define NPCM8XX_CLK_UART 6
|
||
|
|
#define NPCM8XX_CLK_UART2 7
|
||
|
|
#define NPCM8XX_CLK_MMC 8
|
||
|
|
#define NPCM8XX_CLK_SPI3 9
|
||
|
|
#define NPCM8XX_CLK_PCI 10
|
||
|
|
#define NPCM8XX_CLK_AXI 11
|
||
|
|
#define NPCM8XX_CLK_APB4 12
|
||
|
|
#define NPCM8XX_CLK_APB3 13
|
||
|
|
#define NPCM8XX_CLK_APB2 14
|
||
|
|
#define NPCM8XX_CLK_APB1 15
|
||
|
|
#define NPCM8XX_CLK_APB5 16
|
||
|
|
#define NPCM8XX_CLK_CLKOUT 17
|
||
|
|
#define NPCM8XX_CLK_GFX 18
|
||
|
|
#define NPCM8XX_CLK_SU 19
|
||
|
|
#define NPCM8XX_CLK_SU48 20
|
||
|
|
#define NPCM8XX_CLK_SDHC 21
|
||
|
|
#define NPCM8XX_CLK_SPI0 22
|
||
|
|
#define NPCM8XX_CLK_SPI1 23
|
||
|
|
#define NPCM8XX_CLK_SPIX 24
|
||
|
|
#define NPCM8XX_CLK_RG 25
|
||
|
|
#define NPCM8XX_CLK_RCP 26
|
||
|
|
#define NPCM8XX_CLK_PRE_ADC 27
|
||
|
|
#define NPCM8XX_CLK_ATB 28
|
||
|
|
#define NPCM8XX_CLK_PRE_CLK 29
|
||
|
|
#define NPCM8XX_CLK_TH 30
|
||
|
|
#define NPCM8XX_CLK_REFCLK 31
|
||
|
|
#define NPCM8XX_CLK_SYSBYPCK 32
|
||
|
|
#define NPCM8XX_CLK_MCBYPCK 33
|
||
|
|
#define NPCM8XX_CLK_PLL0 34
|
||
|
|
#define NPCM8XX_CLK_PLL1 35
|
||
|
|
#define NPCM8XX_CLK_PLL2 36
|
||
|
|
#define NPCM8XX_CLK_PLL2DIV2 37
|
||
|
|
|
||
|
|
#define NPCM8XX_NUM_CLOCKS (NPCM8XX_CLK_PLL2DIV2 + 1)
|
||
|
|
|
||
|
|
#endif
|