2009-01-28 20:39:58 +00:00
|
|
|
/*
|
2011-11-18 12:48:09 +00:00
|
|
|
* (C) Copyright 2004-2011
|
2009-01-28 20:39:58 +00:00
|
|
|
* Texas Instruments, <www.ti.com>
|
|
|
|
*
|
|
|
|
* Author :
|
|
|
|
* Manikandan Pillai <mani.pillai@ti.com>
|
|
|
|
*
|
|
|
|
* Derived from Beagle Board and 3430 SDP code by
|
|
|
|
* Richard Woodruff <r-woodruff2@ti.com>
|
|
|
|
* Syed Mohammed Khasim <khasim@ti.com>
|
|
|
|
*
|
2013-07-08 07:37:19 +00:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2009-01-28 20:39:58 +00:00
|
|
|
*/
|
|
|
|
#include <common.h>
|
2009-07-21 05:01:11 +00:00
|
|
|
#include <netdev.h>
|
2009-01-28 20:39:58 +00:00
|
|
|
#include <asm/io.h>
|
|
|
|
#include <asm/arch/mem.h>
|
|
|
|
#include <asm/arch/mux.h>
|
|
|
|
#include <asm/arch/sys_proto.h>
|
2011-09-04 01:42:35 +00:00
|
|
|
#include <asm/arch/mmc_host_def.h>
|
2011-09-08 14:51:01 +00:00
|
|
|
#include <asm/gpio.h>
|
2009-01-28 20:39:58 +00:00
|
|
|
#include <i2c.h>
|
|
|
|
#include <asm/mach-types.h>
|
2011-11-18 12:48:09 +00:00
|
|
|
#include <linux/mtd/nand.h>
|
2009-01-28 20:39:58 +00:00
|
|
|
#include "evm.h"
|
|
|
|
|
2011-07-18 13:21:55 +00:00
|
|
|
#define OMAP3EVM_GPIO_ETH_RST_GEN1 64
|
|
|
|
#define OMAP3EVM_GPIO_ETH_RST_GEN2 7
|
|
|
|
|
2010-12-21 01:27:51 +00:00
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
2010-12-18 06:40:28 +00:00
|
|
|
static u32 omap3_evm_version;
|
2010-06-10 05:50:49 +00:00
|
|
|
|
2010-12-18 06:40:28 +00:00
|
|
|
u32 get_omap3_evm_rev(void)
|
2010-06-10 05:50:49 +00:00
|
|
|
{
|
|
|
|
return omap3_evm_version;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void omap3_evm_get_revision(void)
|
|
|
|
{
|
2010-11-04 20:02:32 +00:00
|
|
|
#if defined(CONFIG_CMD_NET)
|
|
|
|
/*
|
|
|
|
* Board revision can be ascertained only by identifying
|
|
|
|
* the Ethernet chipset.
|
|
|
|
*/
|
2010-06-10 05:50:49 +00:00
|
|
|
unsigned int smsc_id;
|
|
|
|
|
|
|
|
/* Ethernet PHY ID is stored at ID_REV register */
|
|
|
|
smsc_id = readl(CONFIG_SMC911X_BASE + 0x50) & 0xFFFF0000;
|
|
|
|
printf("Read back SMSC id 0x%x\n", smsc_id);
|
|
|
|
|
|
|
|
switch (smsc_id) {
|
|
|
|
/* SMSC9115 chipset */
|
|
|
|
case 0x01150000:
|
|
|
|
omap3_evm_version = OMAP3EVM_BOARD_GEN_1;
|
|
|
|
break;
|
|
|
|
/* SMSC 9220 chipset */
|
|
|
|
case 0x92200000:
|
|
|
|
default:
|
|
|
|
omap3_evm_version = OMAP3EVM_BOARD_GEN_2;
|
|
|
|
}
|
2010-11-04 20:02:32 +00:00
|
|
|
#else
|
|
|
|
#if defined(CONFIG_STATIC_BOARD_REV)
|
|
|
|
/*
|
|
|
|
* Look for static defintion of the board revision
|
|
|
|
*/
|
|
|
|
omap3_evm_version = CONFIG_STATIC_BOARD_REV;
|
|
|
|
#else
|
|
|
|
/*
|
|
|
|
* Fallback to the default above.
|
|
|
|
*/
|
|
|
|
omap3_evm_version = OMAP3EVM_BOARD_GEN_2;
|
|
|
|
#endif
|
|
|
|
#endif /* CONFIG_CMD_NET */
|
2010-06-10 05:50:49 +00:00
|
|
|
}
|
|
|
|
|
2010-11-04 20:02:29 +00:00
|
|
|
#ifdef CONFIG_USB_OMAP3
|
2010-06-10 05:50:50 +00:00
|
|
|
/*
|
|
|
|
* MUSB port on OMAP3EVM Rev >= E requires extvbus programming.
|
|
|
|
*/
|
|
|
|
u8 omap3_evm_need_extvbus(void)
|
|
|
|
{
|
|
|
|
u8 retval = 0;
|
|
|
|
|
|
|
|
if (get_omap3_evm_rev() >= OMAP3EVM_BOARD_GEN_2)
|
|
|
|
retval = 1;
|
|
|
|
|
|
|
|
return retval;
|
|
|
|
}
|
2010-11-04 20:02:29 +00:00
|
|
|
#endif
|
2010-06-10 05:50:50 +00:00
|
|
|
|
2009-04-02 03:02:20 +00:00
|
|
|
/*
|
2009-01-28 20:39:58 +00:00
|
|
|
* Routine: board_init
|
|
|
|
* Description: Early hardware init.
|
2009-04-02 03:02:20 +00:00
|
|
|
*/
|
2009-01-28 20:39:58 +00:00
|
|
|
int board_init(void)
|
|
|
|
{
|
|
|
|
gpmc_init(); /* in SRAM or SDRAM, finish GPMC */
|
|
|
|
/* board id for Linux */
|
|
|
|
gd->bd->bi_arch_number = MACH_TYPE_OMAP3EVM;
|
|
|
|
/* boot param addr */
|
|
|
|
gd->bd->bi_boot_params = (OMAP34XX_SDRC_CS0 + 0x100);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2011-11-18 12:48:09 +00:00
|
|
|
#ifdef CONFIG_SPL_BUILD
|
|
|
|
/*
|
|
|
|
* Routine: get_board_mem_timings
|
|
|
|
* Description: If we use SPL then there is no x-loader nor config header
|
|
|
|
* so we have to setup the DDR timings ourself on the first bank. This
|
|
|
|
* provides the timing values back to the function that configures
|
|
|
|
* the memory.
|
|
|
|
*/
|
2012-11-13 07:40:28 +00:00
|
|
|
void get_board_mem_timings(struct board_sdrc_timings *timings)
|
2011-11-18 12:48:09 +00:00
|
|
|
{
|
|
|
|
int pop_mfr, pop_id;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* We need to identify what PoP memory is on the board so that
|
|
|
|
* we know what timings to use. To map the ID values please see
|
|
|
|
* nand_ids.c
|
|
|
|
*/
|
|
|
|
identify_nand_chip(&pop_mfr, &pop_id);
|
|
|
|
|
|
|
|
if (pop_mfr == NAND_MFR_HYNIX && pop_id == 0xbc) {
|
|
|
|
/* 256MB DDR */
|
2012-11-13 07:40:28 +00:00
|
|
|
timings->mcfg = HYNIX_V_MCFG_200(256 << 20);
|
|
|
|
timings->ctrla = HYNIX_V_ACTIMA_200;
|
|
|
|
timings->ctrlb = HYNIX_V_ACTIMB_200;
|
2011-11-18 12:48:09 +00:00
|
|
|
} else {
|
|
|
|
/* 128MB DDR */
|
2012-11-13 07:40:28 +00:00
|
|
|
timings->mcfg = MICRON_V_MCFG_165(128 << 20);
|
|
|
|
timings->ctrla = MICRON_V_ACTIMA_165;
|
|
|
|
timings->ctrlb = MICRON_V_ACTIMB_165;
|
2011-11-18 12:48:09 +00:00
|
|
|
}
|
2012-11-13 07:40:28 +00:00
|
|
|
timings->rfr_ctrl = SDP_3430_SDRC_RFR_CTRL_165MHz;
|
|
|
|
timings->mr = MICRON_V_MR_165;
|
2011-11-18 12:48:09 +00:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2009-04-02 03:02:20 +00:00
|
|
|
/*
|
2009-01-28 20:39:58 +00:00
|
|
|
* Routine: misc_init_r
|
|
|
|
* Description: Init ethernet (done here so udelay works)
|
2009-04-02 03:02:20 +00:00
|
|
|
*/
|
2009-01-28 20:39:58 +00:00
|
|
|
int misc_init_r(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
#ifdef CONFIG_DRIVER_OMAP34XX_I2C
|
|
|
|
i2c_init(CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if defined(CONFIG_CMD_NET)
|
|
|
|
setup_net_chip();
|
|
|
|
#endif
|
2010-11-04 20:02:32 +00:00
|
|
|
omap3_evm_get_revision();
|
2009-01-28 20:39:58 +00:00
|
|
|
|
2011-07-18 13:20:15 +00:00
|
|
|
#if defined(CONFIG_CMD_NET)
|
|
|
|
reset_net_chip();
|
|
|
|
#endif
|
2009-03-12 18:30:50 +00:00
|
|
|
dieid_num_r();
|
|
|
|
|
2009-01-28 20:39:58 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-04-02 03:02:20 +00:00
|
|
|
/*
|
2009-01-28 20:39:58 +00:00
|
|
|
* Routine: set_muxconf_regs
|
|
|
|
* Description: Setting up the configuration Mux registers specific to the
|
|
|
|
* hardware. Many pins need to be moved from protect to primary
|
|
|
|
* mode.
|
2009-04-02 03:02:20 +00:00
|
|
|
*/
|
2009-01-28 20:39:58 +00:00
|
|
|
void set_muxconf_regs(void)
|
|
|
|
{
|
|
|
|
MUX_EVM();
|
|
|
|
}
|
|
|
|
|
2011-07-18 13:23:00 +00:00
|
|
|
#ifdef CONFIG_CMD_NET
|
2009-04-02 03:02:20 +00:00
|
|
|
/*
|
2009-01-28 20:39:58 +00:00
|
|
|
* Routine: setup_net_chip
|
|
|
|
* Description: Setting up the configuration GPMC registers specific to the
|
|
|
|
* Ethernet hardware.
|
2009-04-02 03:02:20 +00:00
|
|
|
*/
|
2009-01-28 20:39:58 +00:00
|
|
|
static void setup_net_chip(void)
|
|
|
|
{
|
2009-08-08 07:30:21 +00:00
|
|
|
struct ctrl *ctrl_base = (struct ctrl *)OMAP34XX_CTRL_BASE;
|
2009-01-28 20:39:58 +00:00
|
|
|
|
|
|
|
/* Configure GPMC registers */
|
2009-08-08 07:30:22 +00:00
|
|
|
writel(NET_GPMC_CONFIG1, &gpmc_cfg->cs[5].config1);
|
|
|
|
writel(NET_GPMC_CONFIG2, &gpmc_cfg->cs[5].config2);
|
|
|
|
writel(NET_GPMC_CONFIG3, &gpmc_cfg->cs[5].config3);
|
|
|
|
writel(NET_GPMC_CONFIG4, &gpmc_cfg->cs[5].config4);
|
|
|
|
writel(NET_GPMC_CONFIG5, &gpmc_cfg->cs[5].config5);
|
|
|
|
writel(NET_GPMC_CONFIG6, &gpmc_cfg->cs[5].config6);
|
|
|
|
writel(NET_GPMC_CONFIG7, &gpmc_cfg->cs[5].config7);
|
2009-01-28 20:39:58 +00:00
|
|
|
|
|
|
|
/* Enable off mode for NWE in PADCONF_GPMC_NWE register */
|
|
|
|
writew(readw(&ctrl_base ->gpmc_nwe) | 0x0E00, &ctrl_base->gpmc_nwe);
|
|
|
|
/* Enable off mode for NOE in PADCONF_GPMC_NADV_ALE register */
|
|
|
|
writew(readw(&ctrl_base->gpmc_noe) | 0x0E00, &ctrl_base->gpmc_noe);
|
|
|
|
/* Enable off mode for ALE in PADCONF_GPMC_NADV_ALE register */
|
|
|
|
writew(readw(&ctrl_base->gpmc_nadv_ale) | 0x0E00,
|
|
|
|
&ctrl_base->gpmc_nadv_ale);
|
2011-07-18 13:20:15 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Reset the ethernet chip.
|
|
|
|
*/
|
|
|
|
static void reset_net_chip(void)
|
|
|
|
{
|
2011-07-18 13:21:55 +00:00
|
|
|
int ret;
|
|
|
|
int rst_gpio;
|
|
|
|
|
|
|
|
if (get_omap3_evm_rev() == OMAP3EVM_BOARD_GEN_1) {
|
|
|
|
rst_gpio = OMAP3EVM_GPIO_ETH_RST_GEN1;
|
|
|
|
} else {
|
|
|
|
rst_gpio = OMAP3EVM_GPIO_ETH_RST_GEN2;
|
|
|
|
}
|
|
|
|
|
2011-09-08 14:51:01 +00:00
|
|
|
ret = gpio_request(rst_gpio, "");
|
2011-07-18 13:21:55 +00:00
|
|
|
if (ret < 0) {
|
|
|
|
printf("Unable to get GPIO %d\n", rst_gpio);
|
|
|
|
return ;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Configure as output */
|
2011-09-08 14:51:01 +00:00
|
|
|
gpio_direction_output(rst_gpio, 0);
|
2011-07-18 13:21:55 +00:00
|
|
|
|
|
|
|
/* Send a pulse on the GPIO pin */
|
2011-09-08 14:51:01 +00:00
|
|
|
gpio_set_value(rst_gpio, 1);
|
2009-01-28 20:39:58 +00:00
|
|
|
udelay(1);
|
2011-09-08 14:51:01 +00:00
|
|
|
gpio_set_value(rst_gpio, 0);
|
2009-01-28 20:39:58 +00:00
|
|
|
udelay(1);
|
2011-09-08 14:51:01 +00:00
|
|
|
gpio_set_value(rst_gpio, 1);
|
2009-01-28 20:39:58 +00:00
|
|
|
}
|
2009-07-21 05:01:11 +00:00
|
|
|
|
|
|
|
int board_eth_init(bd_t *bis)
|
|
|
|
{
|
|
|
|
int rc = 0;
|
|
|
|
#ifdef CONFIG_SMC911X
|
2011-09-02 05:57:16 +00:00
|
|
|
#define STR_ENV_ETHADDR "ethaddr"
|
|
|
|
|
|
|
|
struct eth_device *dev;
|
|
|
|
uchar eth_addr[6];
|
|
|
|
|
2009-07-21 05:01:11 +00:00
|
|
|
rc = smc911x_initialize(0, CONFIG_SMC911X_BASE);
|
2011-09-02 05:57:16 +00:00
|
|
|
|
|
|
|
if (!eth_getenv_enetaddr(STR_ENV_ETHADDR, eth_addr)) {
|
|
|
|
dev = eth_get_dev_by_index(0);
|
|
|
|
if (dev) {
|
|
|
|
eth_setenv_enetaddr(STR_ENV_ETHADDR, dev->enetaddr);
|
|
|
|
} else {
|
|
|
|
printf("omap3evm: Couldn't get eth device\n");
|
|
|
|
rc = -1;
|
|
|
|
}
|
|
|
|
}
|
2009-07-21 05:01:11 +00:00
|
|
|
#endif
|
|
|
|
return rc;
|
|
|
|
}
|
2011-07-18 13:23:00 +00:00
|
|
|
#endif /* CONFIG_CMD_NET */
|
2011-09-04 01:42:35 +00:00
|
|
|
|
2011-11-18 12:48:09 +00:00
|
|
|
#if defined(CONFIG_GENERIC_MMC) && !defined(CONFIG_SPL_BUILD)
|
2011-09-04 01:42:35 +00:00
|
|
|
int board_mmc_init(bd_t *bis)
|
|
|
|
{
|
2012-12-03 02:19:47 +00:00
|
|
|
return omap_mmc_init(0, 0, 0, -1, -1);
|
2011-09-04 01:42:35 +00:00
|
|
|
}
|
|
|
|
#endif
|