2019-04-22 10:41:28 +00:00
|
|
|
menu "i.MX8M DDR controllers"
|
|
|
|
|
depends on ARCH_IMX8M
|
|
|
|
|
|
2018-11-20 10:19:57 +00:00
|
|
|
config IMX8M_DRAM
|
|
|
|
|
bool "imx8m dram"
|
2022-07-26 08:41:07 +00:00
|
|
|
select IMX_SNPS_DDR_PHY
|
2018-11-20 10:19:57 +00:00
|
|
|
|
|
|
|
|
config IMX8M_LPDDR4
|
|
|
|
|
bool "imx8m lpddr4"
|
|
|
|
|
select IMX8M_DRAM
|
|
|
|
|
help
|
|
|
|
|
Select the i.MX8M LPDDR4 driver support on i.MX8M SOC.
|
|
|
|
|
|
|
|
|
|
config IMX8M_DDR4
|
|
|
|
|
bool "imx8m ddr4"
|
|
|
|
|
select IMX8M_DRAM
|
|
|
|
|
help
|
|
|
|
|
Select the i.MX8M DDR4 driver support on i.MX8M SOC.
|
|
|
|
|
|
2019-08-08 09:59:08 +00:00
|
|
|
config IMX8M_DDR3L
|
|
|
|
|
bool "imx8m ddr3l"
|
|
|
|
|
select IMX8M_DRAM
|
|
|
|
|
help
|
|
|
|
|
Select the i.MX8M DDR3L driver support on i.MX8M SOC.
|
|
|
|
|
|
2018-11-20 10:19:57 +00:00
|
|
|
config SAVED_DRAM_TIMING_BASE
|
|
|
|
|
hex "Define the base address for saved dram timing"
|
|
|
|
|
help
|
|
|
|
|
after DRAM is trained, need to save the dram related timming
|
|
|
|
|
info into memory for low power use. OCRAM_S is used for this
|
|
|
|
|
purpose on i.MX8MM.
|
|
|
|
|
default 0x180000
|
2020-01-20 03:13:14 +00:00
|
|
|
|
|
|
|
|
config IMX8M_DRAM_INLINE_ECC
|
|
|
|
|
bool "imx8mp inline ECC"
|
|
|
|
|
depends on IMX8MP && IMX8M_LPDDR4
|
|
|
|
|
help
|
|
|
|
|
Select this config if you want to use inline ecc feature for
|
|
|
|
|
imx8mp-evk board.
|
2021-03-19 07:57:02 +00:00
|
|
|
|
|
|
|
|
config IMX8M_VDD_SOC_850MV
|
|
|
|
|
bool "imx8mp change the vdd_soc voltage to 850mv"
|
|
|
|
|
depends on IMX8MP
|
|
|
|
|
|
|
|
|
|
config IMX8M_LPDDR4_FREQ0_2400MTS
|
|
|
|
|
bool "imx8m PDDR4 freq0 change from 4000MTS to 2400MTS"
|
|
|
|
|
|
2019-04-22 10:41:28 +00:00
|
|
|
endmenu
|
