u-boot/arch/microblaze/cpu/cache.c

122 lines
2 KiB
C
Raw Normal View History

// SPDX-License-Identifier: GPL-2.0+
/*
* (C) Copyright 2007 Michal Simek
*
2007-09-23 22:18:46 +00:00
* Michal SIMEK <monstr@monstr.eu>
*/
#include <cpu_func.h>
2007-05-07 21:58:31 +00:00
#include <asm/asm.h>
#include <asm/cache.h>
#include <asm/cpuinfo.h>
#include <asm/global_data.h>
DECLARE_GLOBAL_DATA_PTR;
static void __invalidate_icache(ulong addr, ulong size)
{
if (CONFIG_IS_ENABLED(XILINX_MICROBLAZE0_USE_WIC)) {
for (int i = 0; i < size;
i += gd_cpuinfo()->icache_line_length) {
asm volatile (
"wic %0, r0;"
"nop;"
:
: "r" (addr + i)
: "memory");
}
}
}
void invalidate_icache_all(void)
{
__invalidate_icache(0, gd_cpuinfo()->icache_size);
}
static void __flush_dcache(ulong addr, ulong size)
{
if (CONFIG_IS_ENABLED(XILINX_MICROBLAZE0_USE_WDC)) {
for (int i = 0; i < size;
i += gd_cpuinfo()->dcache_line_length) {
asm volatile (
"wdc.flush %0, r0;"
"nop;"
:
: "r" (addr + i)
: "memory");
}
}
}
void flush_dcache_range(unsigned long start, unsigned long end)
{
if (start >= end) {
debug("Invalid dcache range - start: 0x%08lx end: 0x%08lx\n",
start, end);
return;
}
__flush_dcache(start, end - start);
}
void flush_dcache_all(void)
{
__flush_dcache(0, gd_cpuinfo()->dcache_size);
}
int dcache_status(void)
{
int i = 0;
int mask = 0x80;
__asm__ __volatile__ ("mfs %0,rmsr"::"r" (i):"memory");
/* i&=0x80 */
__asm__ __volatile__ ("and %0,%0,%1"::"r" (i), "r" (mask):"memory");
return i;
}
int icache_status(void)
{
int i = 0;
int mask = 0x20;
__asm__ __volatile__ ("mfs %0,rmsr"::"r" (i):"memory");
/* i&=0x20 */
__asm__ __volatile__ ("and %0,%0,%1"::"r" (i), "r" (mask):"memory");
return i;
}
2007-05-07 17:25:08 +00:00
void icache_enable(void)
{
2007-05-07 21:58:31 +00:00
MSRSET(0x20);
2007-05-07 17:25:08 +00:00
}
void icache_disable(void)
{
invalidate_icache_all();
2007-05-07 21:58:31 +00:00
MSRCLR(0x20);
2007-05-07 17:25:08 +00:00
}
void dcache_enable(void)
{
2007-05-07 21:58:31 +00:00
MSRSET(0x80);
2007-05-07 17:25:08 +00:00
}
void dcache_disable(void)
{
flush_dcache_all();
2007-05-07 21:58:31 +00:00
MSRCLR(0x80);
2007-05-07 17:25:08 +00:00
}
void flush_cache(ulong addr, ulong size)
{
__invalidate_icache(addr, size);
__flush_dcache(addr, size);
}
void flush_cache_all(void)
{
invalidate_icache_all();
flush_dcache_all();
}