mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-16 01:38:22 +00:00
450 lines
14 KiB
Text
450 lines
14 KiB
Text
|
&l4_abe { /* 0x40100000 */
|
||
|
|
compatible = "ti,omap5-l4-abe", "simple-bus";
|
||
|
|
reg = <0x40100000 0x400>,
|
||
|
|
<0x40100400 0x400>;
|
||
|
|
reg-names = "la", "ap";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x00000000 0x40100000 0x100000>, /* segment 0 */
|
||
|
|
<0x49000000 0x49000000 0x100000>;
|
||
|
|
segment@0 { /* 0x40100000 */
|
||
|
|
compatible = "simple-bus";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges =
|
||
|
|
/* CPU to L4 ABE mapping */
|
||
|
|
<0x00000000 0x00000000 0x000400>, /* ap 0 */
|
||
|
|
<0x00000400 0x00000400 0x000400>, /* ap 1 */
|
||
|
|
<0x00022000 0x00022000 0x001000>, /* ap 2 */
|
||
|
|
<0x00023000 0x00023000 0x001000>, /* ap 3 */
|
||
|
|
<0x00024000 0x00024000 0x001000>, /* ap 4 */
|
||
|
|
<0x00025000 0x00025000 0x001000>, /* ap 5 */
|
||
|
|
<0x00026000 0x00026000 0x001000>, /* ap 6 */
|
||
|
|
<0x00027000 0x00027000 0x001000>, /* ap 7 */
|
||
|
|
<0x00028000 0x00028000 0x001000>, /* ap 8 */
|
||
|
|
<0x00029000 0x00029000 0x001000>, /* ap 9 */
|
||
|
|
<0x0002a000 0x0002a000 0x001000>, /* ap 10 */
|
||
|
|
<0x0002b000 0x0002b000 0x001000>, /* ap 11 */
|
||
|
|
<0x0002e000 0x0002e000 0x001000>, /* ap 12 */
|
||
|
|
<0x0002f000 0x0002f000 0x001000>, /* ap 13 */
|
||
|
|
<0x00030000 0x00030000 0x001000>, /* ap 14 */
|
||
|
|
<0x00031000 0x00031000 0x001000>, /* ap 15 */
|
||
|
|
<0x00032000 0x00032000 0x001000>, /* ap 16 */
|
||
|
|
<0x00033000 0x00033000 0x001000>, /* ap 17 */
|
||
|
|
<0x00038000 0x00038000 0x001000>, /* ap 18 */
|
||
|
|
<0x00039000 0x00039000 0x001000>, /* ap 19 */
|
||
|
|
<0x0003a000 0x0003a000 0x001000>, /* ap 20 */
|
||
|
|
<0x0003b000 0x0003b000 0x001000>, /* ap 21 */
|
||
|
|
<0x0003c000 0x0003c000 0x001000>, /* ap 22 */
|
||
|
|
<0x0003d000 0x0003d000 0x001000>, /* ap 23 */
|
||
|
|
<0x0003e000 0x0003e000 0x001000>, /* ap 24 */
|
||
|
|
<0x0003f000 0x0003f000 0x001000>, /* ap 25 */
|
||
|
|
<0x00080000 0x00080000 0x010000>, /* ap 26 */
|
||
|
|
<0x00080000 0x00080000 0x001000>, /* ap 27 */
|
||
|
|
<0x000a0000 0x000a0000 0x010000>, /* ap 28 */
|
||
|
|
<0x000a0000 0x000a0000 0x001000>, /* ap 29 */
|
||
|
|
<0x000c0000 0x000c0000 0x010000>, /* ap 30 */
|
||
|
|
<0x000c0000 0x000c0000 0x001000>, /* ap 31 */
|
||
|
|
<0x000f1000 0x000f1000 0x001000>, /* ap 32 */
|
||
|
|
<0x000f2000 0x000f2000 0x001000>, /* ap 33 */
|
||
|
|
|
||
|
|
/* L3 to L4 ABE mapping */
|
||
|
|
<0x49000000 0x49000000 0x000400>, /* ap 0 */
|
||
|
|
<0x49000400 0x49000400 0x000400>, /* ap 1 */
|
||
|
|
<0x49022000 0x49022000 0x001000>, /* ap 2 */
|
||
|
|
<0x49023000 0x49023000 0x001000>, /* ap 3 */
|
||
|
|
<0x49024000 0x49024000 0x001000>, /* ap 4 */
|
||
|
|
<0x49025000 0x49025000 0x001000>, /* ap 5 */
|
||
|
|
<0x49026000 0x49026000 0x001000>, /* ap 6 */
|
||
|
|
<0x49027000 0x49027000 0x001000>, /* ap 7 */
|
||
|
|
<0x49028000 0x49028000 0x001000>, /* ap 8 */
|
||
|
|
<0x49029000 0x49029000 0x001000>, /* ap 9 */
|
||
|
|
<0x4902a000 0x4902a000 0x001000>, /* ap 10 */
|
||
|
|
<0x4902b000 0x4902b000 0x001000>, /* ap 11 */
|
||
|
|
<0x4902e000 0x4902e000 0x001000>, /* ap 12 */
|
||
|
|
<0x4902f000 0x4902f000 0x001000>, /* ap 13 */
|
||
|
|
<0x49030000 0x49030000 0x001000>, /* ap 14 */
|
||
|
|
<0x49031000 0x49031000 0x001000>, /* ap 15 */
|
||
|
|
<0x49032000 0x49032000 0x001000>, /* ap 16 */
|
||
|
|
<0x49033000 0x49033000 0x001000>, /* ap 17 */
|
||
|
|
<0x49038000 0x49038000 0x001000>, /* ap 18 */
|
||
|
|
<0x49039000 0x49039000 0x001000>, /* ap 19 */
|
||
|
|
<0x4903a000 0x4903a000 0x001000>, /* ap 20 */
|
||
|
|
<0x4903b000 0x4903b000 0x001000>, /* ap 21 */
|
||
|
|
<0x4903c000 0x4903c000 0x001000>, /* ap 22 */
|
||
|
|
<0x4903d000 0x4903d000 0x001000>, /* ap 23 */
|
||
|
|
<0x4903e000 0x4903e000 0x001000>, /* ap 24 */
|
||
|
|
<0x4903f000 0x4903f000 0x001000>, /* ap 25 */
|
||
|
|
<0x49080000 0x49080000 0x010000>, /* ap 26 */
|
||
|
|
<0x49080000 0x49080000 0x001000>, /* ap 27 */
|
||
|
|
<0x490a0000 0x490a0000 0x010000>, /* ap 28 */
|
||
|
|
<0x490a0000 0x490a0000 0x001000>, /* ap 29 */
|
||
|
|
<0x490c0000 0x490c0000 0x010000>, /* ap 30 */
|
||
|
|
<0x490c0000 0x490c0000 0x001000>, /* ap 31 */
|
||
|
|
<0x490f1000 0x490f1000 0x001000>, /* ap 32 */
|
||
|
|
<0x490f2000 0x490f2000 0x001000>; /* ap 33 */
|
||
|
|
|
||
|
|
target-module@22000 { /* 0x40122000, ap 2 02.0 */
|
||
|
|
compatible = "ti,sysc-omap2", "ti,sysc";
|
||
|
|
reg = <0x2208c 0x4>;
|
||
|
|
reg-names = "sysc";
|
||
|
|
ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY |
|
||
|
|
SYSC_OMAP2_ENAWAKEUP |
|
||
|
|
SYSC_OMAP2_SOFTRESET)>;
|
||
|
|
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
|
||
|
|
<SYSC_IDLE_NO>,
|
||
|
|
<SYSC_IDLE_SMART>;
|
||
|
|
/* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */
|
||
|
|
clocks = <&abe_clkctrl OMAP5_MCBSP1_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x22000 0x1000>,
|
||
|
|
<0x49022000 0x49022000 0x1000>;
|
||
|
|
|
||
|
|
mcbsp1: mcbsp@0 {
|
||
|
|
compatible = "ti,omap4-mcbsp";
|
||
|
|
reg = <0x0 0xff>, /* MPU private access */
|
||
|
|
<0x49022000 0xff>; /* L3 Interconnect */
|
||
|
|
reg-names = "mpu", "dma";
|
||
|
|
interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
interrupt-names = "common";
|
||
|
|
ti,buffer-size = <128>;
|
||
|
|
dmas = <&sdma 33>,
|
||
|
|
<&sdma 34>;
|
||
|
|
dma-names = "tx", "rx";
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@24000 { /* 0x40124000, ap 4 04.0 */
|
||
|
|
compatible = "ti,sysc-omap2", "ti,sysc";
|
||
|
|
reg = <0x2408c 0x4>;
|
||
|
|
reg-names = "sysc";
|
||
|
|
ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY |
|
||
|
|
SYSC_OMAP2_ENAWAKEUP |
|
||
|
|
SYSC_OMAP2_SOFTRESET)>;
|
||
|
|
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
|
||
|
|
<SYSC_IDLE_NO>,
|
||
|
|
<SYSC_IDLE_SMART>;
|
||
|
|
/* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */
|
||
|
|
clocks = <&abe_clkctrl OMAP5_MCBSP2_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x24000 0x1000>,
|
||
|
|
<0x49024000 0x49024000 0x1000>;
|
||
|
|
|
||
|
|
mcbsp2: mcbsp@0 {
|
||
|
|
compatible = "ti,omap4-mcbsp";
|
||
|
|
reg = <0x0 0xff>, /* MPU private access */
|
||
|
|
<0x49024000 0xff>; /* L3 Interconnect */
|
||
|
|
reg-names = "mpu", "dma";
|
||
|
|
interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
interrupt-names = "common";
|
||
|
|
ti,buffer-size = <128>;
|
||
|
|
dmas = <&sdma 17>,
|
||
|
|
<&sdma 18>;
|
||
|
|
dma-names = "tx", "rx";
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@26000 { /* 0x40126000, ap 6 06.0 */
|
||
|
|
compatible = "ti,sysc-omap2", "ti,sysc";
|
||
|
|
reg = <0x2608c 0x4>;
|
||
|
|
reg-names = "sysc";
|
||
|
|
ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY |
|
||
|
|
SYSC_OMAP2_ENAWAKEUP |
|
||
|
|
SYSC_OMAP2_SOFTRESET)>;
|
||
|
|
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
|
||
|
|
<SYSC_IDLE_NO>,
|
||
|
|
<SYSC_IDLE_SMART>;
|
||
|
|
/* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */
|
||
|
|
clocks = <&abe_clkctrl OMAP5_MCBSP3_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x26000 0x1000>,
|
||
|
|
<0x49026000 0x49026000 0x1000>;
|
||
|
|
|
||
|
|
mcbsp3: mcbsp@0 {
|
||
|
|
compatible = "ti,omap4-mcbsp";
|
||
|
|
reg = <0x0 0xff>, /* MPU private access */
|
||
|
|
<0x49026000 0xff>; /* L3 Interconnect */
|
||
|
|
reg-names = "mpu", "dma";
|
||
|
|
interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
interrupt-names = "common";
|
||
|
|
ti,buffer-size = <128>;
|
||
|
|
dmas = <&sdma 19>,
|
||
|
|
<&sdma 20>;
|
||
|
|
dma-names = "tx", "rx";
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@28000 { /* 0x40128000, ap 8 08.0 */
|
||
|
|
compatible = "ti,sysc";
|
||
|
|
status = "disabled";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x28000 0x1000>,
|
||
|
|
<0x49028000 0x49028000 0x1000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@2a000 { /* 0x4012a000, ap 10 0a.0 */
|
||
|
|
compatible = "ti,sysc";
|
||
|
|
status = "disabled";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x2a000 0x1000>,
|
||
|
|
<0x4902a000 0x4902a000 0x1000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@2e000 { /* 0x4012e000, ap 12 0c.0 */
|
||
|
|
compatible = "ti,sysc-omap4", "ti,sysc";
|
||
|
|
reg = <0x2e000 0x4>,
|
||
|
|
<0x2e010 0x4>;
|
||
|
|
reg-names = "rev", "sysc";
|
||
|
|
ti,sysc-mask = <(SYSC_OMAP4_FREEEMU |
|
||
|
|
SYSC_OMAP4_SOFTRESET)>;
|
||
|
|
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
|
||
|
|
<SYSC_IDLE_NO>,
|
||
|
|
<SYSC_IDLE_SMART>,
|
||
|
|
<SYSC_IDLE_SMART_WKUP>;
|
||
|
|
/* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */
|
||
|
|
clocks = <&abe_clkctrl OMAP5_DMIC_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x2e000 0x1000>,
|
||
|
|
<0x4902e000 0x4902e000 0x1000>;
|
||
|
|
|
||
|
|
dmic: dmic@0 {
|
||
|
|
compatible = "ti,omap4-dmic";
|
||
|
|
reg = <0x0 0x7f>, /* MPU private access */
|
||
|
|
<0x4902e000 0x7f>; /* L3 Interconnect */
|
||
|
|
reg-names = "mpu", "dma";
|
||
|
|
interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
dmas = <&sdma 67>;
|
||
|
|
dma-names = "up_link";
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@30000 { /* 0x40130000, ap 14 0e.0 */
|
||
|
|
compatible = "ti,sysc";
|
||
|
|
status = "disabled";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x30000 0x1000>,
|
||
|
|
<0x49030000 0x49030000 0x1000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
mcpdm_module: target-module@32000 { /* 0x40132000, ap 16 10.0 */
|
||
|
|
compatible = "ti,sysc-omap4", "ti,sysc";
|
||
|
|
reg = <0x32000 0x4>,
|
||
|
|
<0x32010 0x4>;
|
||
|
|
reg-names = "rev", "sysc";
|
||
|
|
ti,sysc-mask = <(SYSC_OMAP4_FREEEMU |
|
||
|
|
SYSC_OMAP4_SOFTRESET)>;
|
||
|
|
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
|
||
|
|
<SYSC_IDLE_NO>,
|
||
|
|
<SYSC_IDLE_SMART>,
|
||
|
|
<SYSC_IDLE_SMART_WKUP>;
|
||
|
|
/* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */
|
||
|
|
clocks = <&abe_clkctrl OMAP5_MCPDM_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x32000 0x1000>,
|
||
|
|
<0x49032000 0x49032000 0x1000>;
|
||
|
|
|
||
|
|
/* Must be only enabled for boards with pdmclk wired */
|
||
|
|
status = "disabled";
|
||
|
|
|
||
|
|
mcpdm: mcpdm@0 {
|
||
|
|
compatible = "ti,omap4-mcpdm";
|
||
|
|
reg = <0x0 0x7f>, /* MPU private access */
|
||
|
|
<0x49032000 0x7f>; /* L3 Interconnect */
|
||
|
|
reg-names = "mpu", "dma";
|
||
|
|
interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
dmas = <&sdma 65>,
|
||
|
|
<&sdma 66>;
|
||
|
|
dma-names = "up_link", "dn_link";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@38000 { /* 0x40138000, ap 18 12.0 */
|
||
|
|
compatible = "ti,sysc-omap4-timer", "ti,sysc";
|
||
|
|
reg = <0x38000 0x4>,
|
||
|
|
<0x38010 0x4>;
|
||
|
|
reg-names = "rev", "sysc";
|
||
|
|
ti,sysc-mask = <(SYSC_OMAP4_FREEEMU |
|
||
|
|
SYSC_OMAP4_SOFTRESET)>;
|
||
|
|
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
|
||
|
|
<SYSC_IDLE_NO>,
|
||
|
|
<SYSC_IDLE_SMART>,
|
||
|
|
<SYSC_IDLE_SMART_WKUP>;
|
||
|
|
/* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */
|
||
|
|
clocks = <&abe_clkctrl OMAP5_TIMER5_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x38000 0x1000>,
|
||
|
|
<0x49038000 0x49038000 0x1000>;
|
||
|
|
|
||
|
|
timer5: timer@0 {
|
||
|
|
compatible = "ti,omap5430-timer";
|
||
|
|
reg = <0x0 0x80>,
|
||
|
|
<0x49038000 0x80>;
|
||
|
|
clocks = <&abe_clkctrl OMAP5_TIMER5_CLKCTRL 24>;
|
||
|
|
clock-names = "fck";
|
||
|
|
interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
ti,timer-dsp;
|
||
|
|
ti,timer-pwm;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@3a000 { /* 0x4013a000, ap 20 14.0 */
|
||
|
|
compatible = "ti,sysc-omap4-timer", "ti,sysc";
|
||
|
|
reg = <0x3a000 0x4>,
|
||
|
|
<0x3a010 0x4>;
|
||
|
|
reg-names = "rev", "sysc";
|
||
|
|
ti,sysc-mask = <(SYSC_OMAP4_FREEEMU |
|
||
|
|
SYSC_OMAP4_SOFTRESET)>;
|
||
|
|
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
|
||
|
|
<SYSC_IDLE_NO>,
|
||
|
|
<SYSC_IDLE_SMART>,
|
||
|
|
<SYSC_IDLE_SMART_WKUP>;
|
||
|
|
/* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */
|
||
|
|
clocks = <&abe_clkctrl OMAP5_TIMER6_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x3a000 0x1000>,
|
||
|
|
<0x4903a000 0x4903a000 0x1000>;
|
||
|
|
|
||
|
|
timer6: timer@0 {
|
||
|
|
compatible = "ti,omap5430-timer";
|
||
|
|
reg = <0x0 0x80>,
|
||
|
|
<0x4903a000 0x80>;
|
||
|
|
clocks = <&abe_clkctrl OMAP5_TIMER6_CLKCTRL 24>;
|
||
|
|
clock-names = "fck";
|
||
|
|
interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
ti,timer-dsp;
|
||
|
|
ti,timer-pwm;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@3c000 { /* 0x4013c000, ap 22 16.0 */
|
||
|
|
compatible = "ti,sysc-omap4-timer", "ti,sysc";
|
||
|
|
reg = <0x3c000 0x4>,
|
||
|
|
<0x3c010 0x4>;
|
||
|
|
reg-names = "rev", "sysc";
|
||
|
|
ti,sysc-mask = <(SYSC_OMAP4_FREEEMU |
|
||
|
|
SYSC_OMAP4_SOFTRESET)>;
|
||
|
|
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
|
||
|
|
<SYSC_IDLE_NO>,
|
||
|
|
<SYSC_IDLE_SMART>,
|
||
|
|
<SYSC_IDLE_SMART_WKUP>;
|
||
|
|
/* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */
|
||
|
|
clocks = <&abe_clkctrl OMAP5_TIMER7_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x3c000 0x1000>,
|
||
|
|
<0x4903c000 0x4903c000 0x1000>;
|
||
|
|
|
||
|
|
timer7: timer@0 {
|
||
|
|
compatible = "ti,omap5430-timer";
|
||
|
|
reg = <0x0 0x80>,
|
||
|
|
<0x4903c000 0x80>;
|
||
|
|
clocks = <&abe_clkctrl OMAP5_TIMER7_CLKCTRL 24>;
|
||
|
|
clock-names = "fck";
|
||
|
|
interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
ti,timer-dsp;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@3e000 { /* 0x4013e000, ap 24 18.0 */
|
||
|
|
compatible = "ti,sysc-omap4-timer", "ti,sysc";
|
||
|
|
reg = <0x3e000 0x4>,
|
||
|
|
<0x3e010 0x4>;
|
||
|
|
reg-names = "rev", "sysc";
|
||
|
|
ti,sysc-mask = <(SYSC_OMAP4_FREEEMU |
|
||
|
|
SYSC_OMAP4_SOFTRESET)>;
|
||
|
|
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
|
||
|
|
<SYSC_IDLE_NO>,
|
||
|
|
<SYSC_IDLE_SMART>,
|
||
|
|
<SYSC_IDLE_SMART_WKUP>;
|
||
|
|
/* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */
|
||
|
|
clocks = <&abe_clkctrl OMAP5_TIMER8_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x3e000 0x1000>,
|
||
|
|
<0x4903e000 0x4903e000 0x1000>;
|
||
|
|
|
||
|
|
timer8: timer@0 {
|
||
|
|
compatible = "ti,omap5430-timer";
|
||
|
|
reg = <0x0 0x80>,
|
||
|
|
<0x4903e000 0x80>;
|
||
|
|
clocks = <&abe_clkctrl OMAP5_TIMER8_CLKCTRL 24>;
|
||
|
|
clock-names = "fck";
|
||
|
|
interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
ti,timer-dsp;
|
||
|
|
ti,timer-pwm;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@80000 { /* 0x40180000, ap 26 1a.0 */
|
||
|
|
compatible = "ti,sysc";
|
||
|
|
status = "disabled";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x80000 0x10000>,
|
||
|
|
<0x49080000 0x49080000 0x10000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@a0000 { /* 0x401a0000, ap 28 1c.0 */
|
||
|
|
compatible = "ti,sysc";
|
||
|
|
status = "disabled";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0xa0000 0x10000>,
|
||
|
|
<0x490a0000 0x490a0000 0x10000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@c0000 { /* 0x401c0000, ap 30 1e.0 */
|
||
|
|
compatible = "ti,sysc";
|
||
|
|
status = "disabled";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0xc0000 0x10000>,
|
||
|
|
<0x490c0000 0x490c0000 0x10000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@f1000 { /* 0x401f1000, ap 32 20.0 */
|
||
|
|
compatible = "ti,sysc-omap4", "ti,sysc";
|
||
|
|
reg = <0xf1000 0x4>,
|
||
|
|
<0xf1010 0x4>;
|
||
|
|
reg-names = "rev", "sysc";
|
||
|
|
ti,sysc-midle = <SYSC_IDLE_FORCE>,
|
||
|
|
<SYSC_IDLE_NO>,
|
||
|
|
<SYSC_IDLE_SMART>,
|
||
|
|
<SYSC_IDLE_SMART_WKUP>;
|
||
|
|
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
|
||
|
|
<SYSC_IDLE_NO>,
|
||
|
|
<SYSC_IDLE_SMART>;
|
||
|
|
/* Domains (V, P, C): iva, abe_pwrdm, abe_clkdm */
|
||
|
|
clocks = <&abe_clkctrl OMAP5_AESS_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0xf1000 0x1000>,
|
||
|
|
<0x490f1000 0x490f1000 0x1000>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|