2018-05-06 21:58:06 +00:00
|
|
|
# SPDX-License-Identifier: GPL-2.0+
|
2008-10-31 11:26:55 +00:00
|
|
|
#
|
|
|
|
# (C) Copyright 2008
|
|
|
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
|
|
|
2013-10-17 08:34:57 +00:00
|
|
|
obj-y += fpga.o
|
|
|
|
obj-$(CONFIG_FPGA_SPARTAN2) += spartan2.o
|
|
|
|
obj-$(CONFIG_FPGA_SPARTAN3) += spartan3.o
|
2019-08-05 10:24:59 +00:00
|
|
|
obj-$(CONFIG_FPGA_VERSALPL) += versalpl.o
|
2013-10-17 08:34:57 +00:00
|
|
|
obj-$(CONFIG_FPGA_VIRTEX2) += virtex2.o
|
|
|
|
obj-$(CONFIG_FPGA_ZYNQPL) += zynqpl.o
|
2016-01-13 10:55:37 +00:00
|
|
|
obj-$(CONFIG_FPGA_ZYNQMPPL) += zynqmppl.o
|
2013-10-17 08:34:57 +00:00
|
|
|
obj-$(CONFIG_FPGA_XILINX) += xilinx.o
|
|
|
|
obj-$(CONFIG_FPGA_LATTICE) += ivm_core.o lattice.o
|
2008-10-31 11:26:55 +00:00
|
|
|
ifdef CONFIG_FPGA_ALTERA
|
2013-10-17 08:34:57 +00:00
|
|
|
obj-y += altera.o
|
|
|
|
obj-$(CONFIG_FPGA_ACEX1K) += ACEX1K.o
|
|
|
|
obj-$(CONFIG_FPGA_CYCLON2) += cyclon2.o
|
2020-08-07 03:50:03 +00:00
|
|
|
obj-$(CONFIG_FPGA_INTEL_SDM_MAILBOX) += intel_sdm_mb.o
|
2013-10-17 08:34:57 +00:00
|
|
|
obj-$(CONFIG_FPGA_STRATIX_II) += stratixII.o
|
2016-02-12 12:48:02 +00:00
|
|
|
obj-$(CONFIG_FPGA_STRATIX_V) += stratixv.o
|
2014-09-08 12:08:45 +00:00
|
|
|
obj-$(CONFIG_FPGA_SOCFPGA) += socfpga.o
|
2017-07-26 05:05:38 +00:00
|
|
|
obj-$(CONFIG_TARGET_SOCFPGA_GEN5) += socfpga_gen5.o
|
2017-07-26 05:05:43 +00:00
|
|
|
obj-$(CONFIG_TARGET_SOCFPGA_ARRIA10) += socfpga_arria10.o
|
2008-10-31 11:26:55 +00:00
|
|
|
endif
|