2020-06-30 10:08:58 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
|
|
/*
|
|
|
|
* Copyright (C) 2019-2020
|
|
|
|
* Marvell <www.marvell.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __OCTEON_COMMON_H__
|
|
|
|
#define __OCTEON_COMMON_H__
|
|
|
|
|
2020-09-02 06:29:10 +00:00
|
|
|
#if defined(CONFIG_RAM_OCTEON)
|
2022-11-16 18:10:41 +00:00
|
|
|
#define CFG_SYS_INIT_SP_OFFSET 0x20180000
|
2020-09-02 06:29:10 +00:00
|
|
|
#else
|
|
|
|
/* No DDR init -> run in L2 cache with limited resources */
|
2022-11-16 18:10:41 +00:00
|
|
|
#define CFG_SYS_INIT_SP_OFFSET 0x00180000
|
2020-09-02 06:29:10 +00:00
|
|
|
#endif
|
|
|
|
|
2022-11-16 18:10:37 +00:00
|
|
|
#define CFG_SYS_SDRAM_BASE 0xffffffff80000000
|
2020-06-30 10:08:58 +00:00
|
|
|
|
|
|
|
#endif /* __OCTEON_COMMON_H__ */
|