2019-01-11 10:11:46 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
|
|
|
/*
|
|
|
|
* Copyright (C) 2018 Amarula Solutions.
|
|
|
|
* Author: Jagan Teki <jagan@amarulasolutions.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
#include <clk-uclass.h>
|
|
|
|
#include <dm.h>
|
|
|
|
#include <errno.h>
|
2021-09-12 16:48:43 +00:00
|
|
|
#include <clk/sunxi.h>
|
2019-01-11 10:11:46 +00:00
|
|
|
#include <dt-bindings/clock/sun9i-a80-ccu.h>
|
|
|
|
#include <dt-bindings/reset/sun9i-a80-ccu.h>
|
2020-05-10 17:40:13 +00:00
|
|
|
#include <linux/bitops.h>
|
2019-01-11 10:11:46 +00:00
|
|
|
|
|
|
|
static const struct ccu_clk_gate a80_gates[] = {
|
2019-02-27 14:32:06 +00:00
|
|
|
[CLK_SPI0] = GATE(0x430, BIT(31)),
|
|
|
|
[CLK_SPI1] = GATE(0x434, BIT(31)),
|
|
|
|
[CLK_SPI2] = GATE(0x438, BIT(31)),
|
|
|
|
[CLK_SPI3] = GATE(0x43c, BIT(31)),
|
|
|
|
|
2019-01-29 15:54:09 +00:00
|
|
|
[CLK_BUS_MMC] = GATE(0x580, BIT(8)),
|
2019-02-27 14:32:06 +00:00
|
|
|
[CLK_BUS_SPI0] = GATE(0x580, BIT(20)),
|
|
|
|
[CLK_BUS_SPI1] = GATE(0x580, BIT(21)),
|
|
|
|
[CLK_BUS_SPI2] = GATE(0x580, BIT(22)),
|
|
|
|
[CLK_BUS_SPI3] = GATE(0x580, BIT(23)),
|
2019-01-29 15:54:09 +00:00
|
|
|
|
2022-05-04 21:10:28 +00:00
|
|
|
[CLK_BUS_PIO] = GATE(0x590, BIT(5)),
|
|
|
|
|
2021-09-12 14:47:24 +00:00
|
|
|
[CLK_BUS_I2C0] = GATE(0x594, BIT(0)),
|
|
|
|
[CLK_BUS_I2C1] = GATE(0x594, BIT(1)),
|
|
|
|
[CLK_BUS_I2C2] = GATE(0x594, BIT(2)),
|
|
|
|
[CLK_BUS_I2C3] = GATE(0x594, BIT(3)),
|
|
|
|
[CLK_BUS_I2C4] = GATE(0x594, BIT(4)),
|
2019-01-11 10:11:46 +00:00
|
|
|
[CLK_BUS_UART0] = GATE(0x594, BIT(16)),
|
|
|
|
[CLK_BUS_UART1] = GATE(0x594, BIT(17)),
|
|
|
|
[CLK_BUS_UART2] = GATE(0x594, BIT(18)),
|
|
|
|
[CLK_BUS_UART3] = GATE(0x594, BIT(19)),
|
|
|
|
[CLK_BUS_UART4] = GATE(0x594, BIT(20)),
|
|
|
|
[CLK_BUS_UART5] = GATE(0x594, BIT(21)),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct ccu_reset a80_resets[] = {
|
2019-01-29 15:54:09 +00:00
|
|
|
[RST_BUS_MMC] = RESET(0x5a0, BIT(8)),
|
2019-02-27 14:32:06 +00:00
|
|
|
[RST_BUS_SPI0] = RESET(0x5a0, BIT(20)),
|
|
|
|
[RST_BUS_SPI1] = RESET(0x5a0, BIT(21)),
|
|
|
|
[RST_BUS_SPI2] = RESET(0x5a0, BIT(22)),
|
|
|
|
[RST_BUS_SPI3] = RESET(0x5a0, BIT(23)),
|
2019-01-29 15:54:09 +00:00
|
|
|
|
2021-09-12 14:47:24 +00:00
|
|
|
[RST_BUS_I2C0] = RESET(0x5b4, BIT(0)),
|
|
|
|
[RST_BUS_I2C1] = RESET(0x5b4, BIT(1)),
|
|
|
|
[RST_BUS_I2C2] = RESET(0x5b4, BIT(2)),
|
|
|
|
[RST_BUS_I2C3] = RESET(0x5b4, BIT(3)),
|
|
|
|
[RST_BUS_I2C4] = RESET(0x5b4, BIT(4)),
|
2019-01-11 10:11:46 +00:00
|
|
|
[RST_BUS_UART0] = RESET(0x5b4, BIT(16)),
|
|
|
|
[RST_BUS_UART1] = RESET(0x5b4, BIT(17)),
|
|
|
|
[RST_BUS_UART2] = RESET(0x5b4, BIT(18)),
|
|
|
|
[RST_BUS_UART3] = RESET(0x5b4, BIT(19)),
|
|
|
|
[RST_BUS_UART4] = RESET(0x5b4, BIT(20)),
|
|
|
|
[RST_BUS_UART5] = RESET(0x5b4, BIT(21)),
|
|
|
|
};
|
|
|
|
|
2019-01-29 15:54:10 +00:00
|
|
|
static const struct ccu_clk_gate a80_mmc_gates[] = {
|
|
|
|
[0] = GATE(0x0, BIT(16)),
|
|
|
|
[1] = GATE(0x4, BIT(16)),
|
|
|
|
[2] = GATE(0x8, BIT(16)),
|
|
|
|
[3] = GATE(0xc, BIT(16)),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct ccu_reset a80_mmc_resets[] = {
|
|
|
|
[0] = GATE(0x0, BIT(18)),
|
|
|
|
[1] = GATE(0x4, BIT(18)),
|
|
|
|
[2] = GATE(0x8, BIT(18)),
|
|
|
|
[3] = GATE(0xc, BIT(18)),
|
|
|
|
};
|
|
|
|
|
2022-05-09 05:29:34 +00:00
|
|
|
const struct ccu_desc a80_ccu_desc = {
|
2019-01-11 10:11:46 +00:00
|
|
|
.gates = a80_gates,
|
|
|
|
.resets = a80_resets,
|
2022-05-09 05:29:31 +00:00
|
|
|
.num_gates = ARRAY_SIZE(a80_gates),
|
|
|
|
.num_resets = ARRAY_SIZE(a80_resets),
|
2019-01-11 10:11:46 +00:00
|
|
|
};
|
|
|
|
|
2022-05-09 05:29:34 +00:00
|
|
|
const struct ccu_desc a80_mmc_clk_desc = {
|
2019-01-29 15:54:10 +00:00
|
|
|
.gates = a80_mmc_gates,
|
|
|
|
.resets = a80_mmc_resets,
|
2022-05-09 05:29:31 +00:00
|
|
|
.num_gates = ARRAY_SIZE(a80_mmc_gates),
|
|
|
|
.num_resets = ARRAY_SIZE(a80_mmc_resets),
|
2019-01-29 15:54:10 +00:00
|
|
|
};
|