2015-03-12 04:24:39 +00:00
|
|
|
CONFIG_ARM=y
|
2019-05-03 13:41:00 +00:00
|
|
|
CONFIG_SPL_SYS_DCACHE_OFF=y
|
2015-03-16 07:43:24 +00:00
|
|
|
CONFIG_ARCH_ZYNQ=y
|
2016-12-16 10:57:17 +00:00
|
|
|
CONFIG_SYS_TEXT_BASE=0x4000000
|
2019-04-29 19:54:04 +00:00
|
|
|
CONFIG_SPL_STACK_R_ADDR=0x200000
|
2018-03-23 08:34:00 +00:00
|
|
|
CONFIG_SPL=y
|
2018-06-04 06:33:30 +00:00
|
|
|
CONFIG_DEBUG_UART_BASE=0xe0001000
|
|
|
|
CONFIG_DEBUG_UART_CLOCK=50000000
|
2017-12-13 09:35:06 +00:00
|
|
|
CONFIG_IDENT_STRING=" Xilinx Zynq ZC770 XM010"
|
2017-11-02 09:40:57 +00:00
|
|
|
CONFIG_DEBUG_UART=y
|
2018-01-09 18:31:16 +00:00
|
|
|
CONFIG_DISTRO_DEFAULTS=y
|
2019-06-02 12:57:32 +00:00
|
|
|
CONFIG_SYS_CUSTOM_LDSCRIPT=y
|
|
|
|
CONFIG_SYS_LDSCRIPT="arch/arm/mach-zynq/u-boot.lds"
|
2015-01-23 10:31:53 +00:00
|
|
|
CONFIG_FIT=y
|
|
|
|
CONFIG_FIT_SIGNATURE=y
|
2017-01-21 10:48:33 +00:00
|
|
|
CONFIG_FIT_VERBOSE=y
|
2018-04-20 21:25:38 +00:00
|
|
|
CONFIG_IMAGE_FORMAT_LEGACY=y
|
2017-12-01 12:50:33 +00:00
|
|
|
CONFIG_SPL_STACK_R=y
|
2016-10-06 05:55:15 +00:00
|
|
|
CONFIG_SPL_OS_BOOT=y
|
2018-04-07 14:05:27 +00:00
|
|
|
CONFIG_SPL_SPI_LOAD=y
|
2016-01-11 06:31:10 +00:00
|
|
|
CONFIG_SYS_PROMPT="Zynq> "
|
2015-06-22 21:15:30 +00:00
|
|
|
# CONFIG_CMD_FLASH is not set
|
2017-05-17 09:25:21 +00:00
|
|
|
CONFIG_CMD_FPGA_LOADBP=y
|
|
|
|
CONFIG_CMD_FPGA_LOADFS=y
|
|
|
|
CONFIG_CMD_FPGA_LOADMK=y
|
|
|
|
CONFIG_CMD_FPGA_LOADP=y
|
2015-11-11 13:39:33 +00:00
|
|
|
CONFIG_CMD_GPIO=y
|
2017-08-14 23:58:53 +00:00
|
|
|
CONFIG_CMD_MMC=y
|
|
|
|
CONFIG_CMD_SF=y
|
2015-06-22 21:15:30 +00:00
|
|
|
# CONFIG_CMD_SETEXPR is not set
|
2016-04-22 20:41:25 +00:00
|
|
|
CONFIG_CMD_TFTPPUT=y
|
2016-04-24 21:29:26 +00:00
|
|
|
CONFIG_CMD_CACHE=y
|
|
|
|
CONFIG_CMD_EXT4_WRITE=y
|
2018-02-10 21:54:38 +00:00
|
|
|
# CONFIG_SPL_DOS_PARTITION is not set
|
|
|
|
# CONFIG_SPL_EFI_PARTITION is not set
|
2018-09-03 19:26:12 +00:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="zynq-zc770-xm010"
|
2017-08-28 11:16:32 +00:00
|
|
|
CONFIG_ENV_IS_IN_SPI_FLASH=y
|
2015-07-17 11:26:06 +00:00
|
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
2016-01-07 17:00:46 +00:00
|
|
|
CONFIG_SPL_DM_SEQ_ALIAS=y
|
2017-11-03 14:53:56 +00:00
|
|
|
CONFIG_FPGA_XILINX=y
|
2018-02-16 12:32:51 +00:00
|
|
|
CONFIG_FPGA_ZYNQPL=y
|
2018-01-09 14:27:31 +00:00
|
|
|
CONFIG_DM_GPIO=y
|
2016-12-07 13:10:28 +00:00
|
|
|
CONFIG_MMC_SDHCI=y
|
2017-02-10 12:57:35 +00:00
|
|
|
CONFIG_MMC_SDHCI_ZYNQ=y
|
2015-06-22 21:15:29 +00:00
|
|
|
CONFIG_SPI_FLASH=y
|
2019-02-27 14:20:36 +00:00
|
|
|
CONFIG_SF_DEFAULT_SPEED=30000000
|
2016-01-25 14:39:26 +00:00
|
|
|
CONFIG_SPI_FLASH_ISSI=y
|
2017-11-02 09:44:48 +00:00
|
|
|
CONFIG_SPI_FLASH_MACRONIX=y
|
2015-11-25 13:34:54 +00:00
|
|
|
CONFIG_SPI_FLASH_SPANSION=y
|
|
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
|
|
|
CONFIG_SPI_FLASH_SST=y
|
|
|
|
CONFIG_SPI_FLASH_WINBOND=y
|
2018-01-24 05:21:30 +00:00
|
|
|
CONFIG_PHY_MARVELL=y
|
|
|
|
CONFIG_PHY_REALTEK=y
|
|
|
|
CONFIG_PHY_XILINX=y
|
2018-07-21 04:03:57 +00:00
|
|
|
CONFIG_MII=y
|
2015-11-30 13:34:52 +00:00
|
|
|
CONFIG_ZYNQ_GEM=y
|
2017-11-02 09:40:57 +00:00
|
|
|
CONFIG_DEBUG_UART_ZYNQ=y
|
2017-11-06 08:16:05 +00:00
|
|
|
CONFIG_ZYNQ_SERIAL=y
|
2015-11-25 13:34:53 +00:00
|
|
|
CONFIG_ZYNQ_SPI=y
|
2015-08-31 12:08:40 +00:00
|
|
|
CONFIG_ZYNQ_QSPI=y
|