2018-03-12 09:46:10 +00:00
|
|
|
if ARCH_STM32MP
|
|
|
|
|
|
|
|
config SPL
|
|
|
|
select SPL_BOARD_INIT
|
|
|
|
select SPL_CLK
|
|
|
|
select SPL_DM
|
|
|
|
select SPL_DM_SEQ_ALIAS
|
2018-07-09 13:17:21 +00:00
|
|
|
select SPL_DRIVERS_MISC_SUPPORT
|
2018-03-12 09:46:10 +00:00
|
|
|
select SPL_FRAMEWORK
|
|
|
|
select SPL_GPIO_SUPPORT
|
|
|
|
select SPL_LIBCOMMON_SUPPORT
|
|
|
|
select SPL_LIBGENERIC_SUPPORT
|
|
|
|
select SPL_OF_CONTROL
|
|
|
|
select SPL_OF_TRANSLATE
|
|
|
|
select SPL_PINCTRL
|
|
|
|
select SPL_REGMAP
|
2018-06-14 10:45:19 +00:00
|
|
|
select SPL_DM_RESET
|
2018-03-12 09:46:10 +00:00
|
|
|
select SPL_SERIAL_SUPPORT
|
2019-07-30 17:16:36 +00:00
|
|
|
select SPL_SPI_LOAD
|
2018-03-12 09:46:10 +00:00
|
|
|
select SPL_SYSCON
|
2019-07-30 17:16:33 +00:00
|
|
|
select SPL_WATCHDOG_SUPPORT if WATCHDOG
|
2019-04-18 15:32:47 +00:00
|
|
|
imply BOOTSTAGE_STASH if SPL_BOOTSTAGE
|
|
|
|
imply SPL_BOOTSTAGE if BOOTSTAGE
|
2019-02-27 16:01:14 +00:00
|
|
|
imply SPL_DISPLAY_PRINT
|
2018-03-12 09:46:10 +00:00
|
|
|
imply SPL_LIBDISK_SUPPORT
|
|
|
|
|
|
|
|
config SYS_SOC
|
|
|
|
default "stm32mp"
|
|
|
|
|
2019-04-18 15:32:36 +00:00
|
|
|
config SYS_MALLOC_LEN
|
|
|
|
default 0x2000000
|
|
|
|
|
2019-04-18 15:32:37 +00:00
|
|
|
config ENV_SIZE
|
2019-05-07 16:40:47 +00:00
|
|
|
default 0x2000
|
2019-04-18 15:32:37 +00:00
|
|
|
|
2018-03-12 09:46:10 +00:00
|
|
|
config TARGET_STM32MP1
|
|
|
|
bool "Support stm32mp1xx"
|
2019-02-12 10:44:39 +00:00
|
|
|
select ARCH_SUPPORT_PSCI if !STM32MP1_TRUSTED
|
2018-04-26 12:51:26 +00:00
|
|
|
select CPU_V7A
|
2019-02-12 10:44:39 +00:00
|
|
|
select CPU_V7_HAS_NONSEC if !STM32MP1_TRUSTED
|
2018-04-16 08:13:24 +00:00
|
|
|
select CPU_V7_HAS_VIRT
|
2019-07-02 11:26:07 +00:00
|
|
|
select OF_BOARD_SETUP
|
2018-03-12 09:46:10 +00:00
|
|
|
select PINCTRL_STM32
|
2018-07-09 13:17:20 +00:00
|
|
|
select STM32_RCC
|
2018-03-12 09:46:10 +00:00
|
|
|
select STM32_RESET
|
2019-07-30 17:16:25 +00:00
|
|
|
select STM32_SERIAL
|
2018-04-12 01:24:46 +00:00
|
|
|
select SYS_ARCH_TIMER
|
2019-04-18 15:32:45 +00:00
|
|
|
imply BOOTCOUNT_LIMIT
|
2019-04-18 15:32:47 +00:00
|
|
|
imply BOOTSTAGE
|
2019-04-18 15:32:45 +00:00
|
|
|
imply CMD_BOOTCOUNT
|
2019-04-18 15:32:47 +00:00
|
|
|
imply CMD_BOOTSTAGE
|
2019-07-30 17:16:26 +00:00
|
|
|
imply DISABLE_CONSOLE
|
2019-07-30 17:16:23 +00:00
|
|
|
imply PRE_CONSOLE_BUFFER
|
2019-07-30 17:16:22 +00:00
|
|
|
imply SILENT_CONSOLE
|
2019-02-12 10:44:39 +00:00
|
|
|
imply SYSRESET_PSCI if STM32MP1_TRUSTED
|
|
|
|
imply SYSRESET_SYSCON if !STM32MP1_TRUSTED
|
2018-03-12 09:46:10 +00:00
|
|
|
help
|
|
|
|
target STMicroelectronics SOC STM32MP1 family
|
2019-02-27 16:01:15 +00:00
|
|
|
STM32MP157, STM32MP153 or STM32MP151
|
2018-03-12 09:46:10 +00:00
|
|
|
STMicroelectronics MPU with core ARMv7
|
2019-02-27 16:01:15 +00:00
|
|
|
dual core A7 for STM32MP157/3, monocore for STM32MP151
|
2018-03-12 09:46:10 +00:00
|
|
|
|
2019-02-12 10:44:39 +00:00
|
|
|
config STM32MP1_TRUSTED
|
|
|
|
bool "Support trusted boot with TF-A"
|
|
|
|
default y if !SPL
|
|
|
|
select ARM_SMCCC
|
|
|
|
help
|
|
|
|
Say Y here to enable boot with TF-A
|
|
|
|
Trusted boot chain is :
|
|
|
|
BootRom => TF-A.stm32 (clock & DDR) => U-Boot.stm32
|
2019-07-02 11:26:06 +00:00
|
|
|
TF-A monitor provides proprietary SMC to manage secure devices
|
|
|
|
|
|
|
|
config STM32MP1_OPTEE
|
|
|
|
bool "Support trusted boot with TF-A and OP-TEE"
|
|
|
|
depends on STM32MP1_TRUSTED
|
|
|
|
default n
|
|
|
|
help
|
|
|
|
Say Y here to enable boot with TF-A and OP-TEE
|
|
|
|
Trusted boot chain is :
|
|
|
|
BootRom => TF-A.stm32 (clock & DDR) => OP-TEE => U-Boot.stm32
|
|
|
|
OP-TEE monitor provides ST SMC to access to secure resources
|
2019-02-12 10:44:39 +00:00
|
|
|
|
2018-03-12 09:46:10 +00:00
|
|
|
config SYS_TEXT_BASE
|
|
|
|
prompt "U-Boot base address"
|
|
|
|
default 0xC0100000
|
|
|
|
help
|
|
|
|
configure the U-Boot base address
|
|
|
|
when DDR driver is used:
|
|
|
|
DDR + 1MB (0xC0100000)
|
|
|
|
|
2019-02-27 16:01:15 +00:00
|
|
|
config NR_DRAM_BANKS
|
|
|
|
default 1
|
|
|
|
|
2018-03-20 09:54:54 +00:00
|
|
|
config SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION_MMC2
|
|
|
|
hex "Partition on MMC2 to use to load U-Boot from"
|
|
|
|
depends on SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION
|
|
|
|
default 1
|
|
|
|
help
|
|
|
|
Partition on the second MMC to load U-Boot from when the MMC is being
|
|
|
|
used in raw mode
|
|
|
|
|
2019-07-05 15:20:15 +00:00
|
|
|
config STM32_ETZPC
|
|
|
|
bool "STM32 Extended TrustZone Protection"
|
|
|
|
depends on TARGET_STM32MP1
|
|
|
|
default y
|
|
|
|
help
|
|
|
|
Say y to enable STM32 Extended TrustZone Protection
|
|
|
|
|
2019-07-05 15:20:17 +00:00
|
|
|
config CMD_STM32KEY
|
|
|
|
bool "command stm32key to fuse public key hash"
|
|
|
|
default y
|
|
|
|
depends on CMD_FUSE
|
|
|
|
help
|
|
|
|
fuse public key hash in corresponding fuse used to authenticate
|
|
|
|
binary.
|
|
|
|
|
2019-07-30 17:16:23 +00:00
|
|
|
|
|
|
|
config PRE_CON_BUF_ADDR
|
|
|
|
default 0xC02FF000
|
|
|
|
|
|
|
|
config PRE_CON_BUF_SZ
|
|
|
|
default 4096
|
|
|
|
|
2019-04-18 15:32:47 +00:00
|
|
|
config BOOTSTAGE_STASH_ADDR
|
|
|
|
default 0xC3000000
|
|
|
|
|
2019-04-18 15:32:45 +00:00
|
|
|
if BOOTCOUNT_LIMIT
|
|
|
|
config SYS_BOOTCOUNT_SINGLEWORD
|
|
|
|
default y
|
|
|
|
|
|
|
|
# TAMP_BOOTCOUNT = TAMP_BACKUP_REGISTER(21)
|
|
|
|
config SYS_BOOTCOUNT_ADDR
|
|
|
|
default 0x5C00A154
|
|
|
|
endif
|
|
|
|
|
2018-05-17 12:50:46 +00:00
|
|
|
if DEBUG_UART
|
|
|
|
|
|
|
|
config DEBUG_UART_BOARD_INIT
|
|
|
|
default y
|
|
|
|
|
|
|
|
# debug on UART4 by default
|
|
|
|
config DEBUG_UART_BASE
|
|
|
|
default 0x40010000
|
|
|
|
|
|
|
|
# clock source is HSI on reset
|
|
|
|
config DEBUG_UART_CLOCK
|
|
|
|
default 64000000
|
|
|
|
endif
|
|
|
|
|
2019-02-27 16:01:15 +00:00
|
|
|
source "board/st/stm32mp1/Kconfig"
|
|
|
|
|
2018-03-12 09:46:10 +00:00
|
|
|
endif
|