2008-10-03 16:37:10 +00:00
|
|
|
|
|
|
|
Table of interleaving modes supported in cpu/8xxx/ddr/
|
|
|
|
======================================================
|
|
|
|
+-------------+---------------------------------------------------------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| | Rank Interleaving |
|
|
|
|
| +--------+-----------+-----------+------------+-----------+
|
|
|
|
|Memory | | | | 2x2 | 4x1 |
|
|
|
|
|Controller | None | 2x1 lower | 2x1 upper | {CS0+CS1}, | {CS0+CS1+ |
|
|
|
|
|Interleaving | | {CS0+CS1} | {CS2+CS3} | {CS2+CS3} | CS2+CS3} |
|
2008-10-03 16:37:10 +00:00
|
|
|
+-------------+--------+-----------+-----------+------------+-----------+
|
2011-02-02 21:36:10 +00:00
|
|
|
|None | Yes | Yes | Yes | Yes | Yes |
|
2008-10-03 16:37:10 +00:00
|
|
|
+-------------+--------+-----------+-----------+------------+-----------+
|
2011-02-02 21:36:10 +00:00
|
|
|
|Cacheline | Yes | Yes | No | No, Only(*)| Yes |
|
|
|
|
| |CS0 Only| | | {CS0+CS1} | |
|
2008-10-03 16:37:10 +00:00
|
|
|
+-------------+--------+-----------+-----------+------------+-----------+
|
2011-02-02 21:36:10 +00:00
|
|
|
|Page | Yes | Yes | No | No, Only(*)| Yes |
|
|
|
|
| |CS0 Only| | | {CS0+CS1} | |
|
2008-10-03 16:37:10 +00:00
|
|
|
+-------------+--------+-----------+-----------+------------+-----------+
|
2011-02-02 21:36:10 +00:00
|
|
|
|Bank | Yes | Yes | No | No, Only(*)| Yes |
|
|
|
|
| |CS0 Only| | | {CS0+CS1} | |
|
2008-10-03 16:37:10 +00:00
|
|
|
+-------------+--------+-----------+-----------+------------+-----------+
|
2011-02-02 21:36:10 +00:00
|
|
|
|Superbank | No | Yes | No | No, Only(*)| Yes |
|
|
|
|
| | | | | {CS0+CS1} | |
|
2008-10-03 16:37:10 +00:00
|
|
|
+-------------+--------+-----------+-----------+------------+-----------+
|
|
|
|
(*) Although the hardware can be configured with memory controller
|
|
|
|
interleaving using "2x2" rank interleaving, it only interleaves {CS0+CS1}
|
|
|
|
from each controller. {CS2+CS3} on each controller are only rank
|
|
|
|
interleaved on that controller.
|
|
|
|
|
2010-07-02 22:25:52 +00:00
|
|
|
For memory controller interleaving, identical DIMMs are suggested. Software
|
|
|
|
doesn't check the size or organization of interleaved DIMMs.
|
|
|
|
|
2008-10-03 16:37:10 +00:00
|
|
|
The ways to configure the ddr interleaving mode
|
|
|
|
==============================================
|
|
|
|
1. In board header file(e.g.MPC8572DS.h), add default interleaving setting
|
|
|
|
under "CONFIG_EXTRA_ENV_SETTINGS", like:
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
2010-07-14 15:04:21 +00:00
|
|
|
"hwconfig=fsl_ddr:ctlr_intlv=bank" \
|
2008-10-03 16:37:10 +00:00
|
|
|
......
|
|
|
|
|
|
|
|
2. Run u-boot "setenv" command to configure the memory interleaving mode.
|
|
|
|
Either numerical or string value is accepted.
|
|
|
|
|
|
|
|
# disable memory controller interleaving
|
2010-07-14 15:04:21 +00:00
|
|
|
setenv hwconfig "fsl_ddr:ctlr_intlv=null"
|
2008-10-03 16:37:10 +00:00
|
|
|
|
|
|
|
# cacheline interleaving
|
2010-07-14 15:04:21 +00:00
|
|
|
setenv hwconfig "fsl_ddr:ctlr_intlv=cacheline"
|
2008-10-03 16:37:10 +00:00
|
|
|
|
|
|
|
# page interleaving
|
2010-07-14 15:04:21 +00:00
|
|
|
setenv hwconfig "fsl_ddr:ctlr_intlv=page"
|
2008-10-03 16:37:10 +00:00
|
|
|
|
|
|
|
# bank interleaving
|
2010-07-14 15:04:21 +00:00
|
|
|
setenv hwconfig "fsl_ddr:ctlr_intlv=bank"
|
2008-10-03 16:37:10 +00:00
|
|
|
|
|
|
|
# superbank
|
2010-07-14 15:04:21 +00:00
|
|
|
setenv hwconfig "fsl_ddr:ctlr_intlv=superbank"
|
2008-10-03 16:37:10 +00:00
|
|
|
|
|
|
|
# disable bank (chip-select) interleaving
|
2010-07-14 15:04:21 +00:00
|
|
|
setenv hwconfig "fsl_ddr:bank_intlv=null"
|
2008-10-03 16:37:10 +00:00
|
|
|
|
|
|
|
# bank(chip-select) interleaving cs0+cs1
|
2010-07-14 15:04:21 +00:00
|
|
|
setenv hwconfig "fsl_ddr:bank_intlv=cs0_cs1"
|
2008-10-03 16:37:10 +00:00
|
|
|
|
|
|
|
# bank(chip-select) interleaving cs2+cs3
|
2010-07-14 15:04:21 +00:00
|
|
|
setenv hwconfig "fsl_ddr:bank_intlv=cs2_cs3"
|
2008-10-03 16:37:10 +00:00
|
|
|
|
|
|
|
# bank(chip-select) interleaving (cs0+cs1) and (cs2+cs3) (2x2)
|
2010-07-14 15:04:21 +00:00
|
|
|
setenv hwconfig "fsl_ddr:bank_intlv=cs0_cs1_and_cs2_cs3"
|
2008-10-03 16:37:10 +00:00
|
|
|
|
|
|
|
# bank(chip-select) interleaving (cs0+cs1+cs2+cs3) (4x1)
|
2010-07-14 15:04:21 +00:00
|
|
|
setenv hwconfig "fsl_ddr:bank_intlv=cs0_cs1_cs2_cs3"
|
|
|
|
|
2010-07-02 22:25:54 +00:00
|
|
|
Memory controller address hashing
|
|
|
|
==================================
|
|
|
|
If the DDR controller supports address hashing, it can be enabled by hwconfig.
|
|
|
|
|
|
|
|
Syntax is:
|
|
|
|
hwconfig=fsl_ddr:addr_hash=true
|
|
|
|
|
2011-01-10 12:02:57 +00:00
|
|
|
Memory controller ECC on/off
|
|
|
|
============================
|
|
|
|
If ECC is enabled in board configuratoin file, i.e. #define CONFIG_DDR_ECC,
|
|
|
|
ECC can be turned on/off by hwconfig.
|
|
|
|
|
|
|
|
Syntax is
|
|
|
|
hwconfig=fsl_ddr:ecc=off
|
2010-09-28 22:20:33 +00:00
|
|
|
|
|
|
|
Memory testing options for mpc85xx
|
|
|
|
==================================
|
|
|
|
1. Memory test can be done once U-boot prompt comes up using mtest, or
|
|
|
|
2. Memory test can be done with Power-On-Self-Test function, activated at
|
|
|
|
compile time.
|
|
|
|
|
|
|
|
In order to enable the POST memory test, CONFIG_POST needs to be
|
|
|
|
defined in board configuraiton header file. By default, POST memory test
|
|
|
|
performs a fast test. A slow test can be enabled by changing the flag at
|
|
|
|
compiling time. To test memory bigger than 2GB, 36BIT support is needed.
|
|
|
|
Memory is tested within a 2GB window. TLBs are used to map the virtual 2GB
|
|
|
|
window to physical address so that all physical memory can be tested.
|
|
|
|
|
2010-07-02 22:25:54 +00:00
|
|
|
Combination of hwconfig
|
|
|
|
=======================
|
|
|
|
Hwconfig can be combined with multiple parameters, for example, on a supported
|
|
|
|
platform
|
|
|
|
|
2011-01-10 12:03:00 +00:00
|
|
|
hwconfig=fsl_ddr:addr_hash=true,ctlr_intlv=cacheline,bank_intlv=cs0_cs1_cs2_cs3,ecc=on
|
|
|
|
|
|
|
|
Table for dynamic ODT for DDR3
|
|
|
|
==============================
|
|
|
|
For single-slot system with quad-rank DIMM and dual-slot system, dynamic ODT may
|
|
|
|
be needed, depending on the configuration. The numbers in the following tables are
|
|
|
|
in Ohms.
|
|
|
|
|
|
|
|
* denotes dynamic ODT
|
|
|
|
|
|
|
|
Two slots system
|
|
|
|
+-----------------------+----------+---------------+-----------------------------+-----------------------------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| Configuration | |DRAM controller| Slot 1 | Slot 2 |
|
2011-01-10 12:03:00 +00:00
|
|
|
+-----------+-----------+----------+-------+-------+--------------+--------------+--------------+--------------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| | | | | | Rank 1 | Rank 2 | Rank 1 | Rank 2 |
|
|
|
|
+ Slot 1 | Slot 2 |Write/Read| Write | Read |-------+------+-------+------+-------+------+-------+------+
|
|
|
|
| | | | | | Write | Read | Write | Read | Write | Read | Write | Read |
|
2011-01-10 12:03:00 +00:00
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| | | Slot 1 | off | 75 | 120 | off | off | off | off | off | 30 | 30 |
|
2011-01-10 12:03:00 +00:00
|
|
|
| Dual Rank | Dual Rank |----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| | | Slot 2 | off | 75 | off | off | 30 | 30 | 120 | off | off | off |
|
2011-01-10 12:03:00 +00:00
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| | | Slot 1 | off | 75 | 120 | off | off | off | 20 | 20 | | |
|
2011-01-10 12:03:00 +00:00
|
|
|
| Dual Rank |Single Rank|----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| | | Slot 2 | off | 75 | off | off | 20 | 20 | 120 *| off | | |
|
2011-01-10 12:03:00 +00:00
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| | | Slot 1 | off | 75 | 120 *| off | | | off | off | 20 | 20 |
|
2011-01-10 12:03:00 +00:00
|
|
|
|Single Rank| Dual Rank |----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| | | Slot 2 | off | 75 | 20 | 20 | | | 120 | off | off | off |
|
2011-01-10 12:03:00 +00:00
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| | | Slot 1 | off | 75 | 120 *| off | | | 30 | 30 | | |
|
2011-01-10 12:03:00 +00:00
|
|
|
|Single Rank|Single Rank|----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| | | Slot 2 | off | 75 | 30 | 30 | | | 120 *| off | | |
|
2011-01-10 12:03:00 +00:00
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| Dual Rank | Empty | Slot 1 | off | 75 | 40 | off | off | off | | | | |
|
2011-01-10 12:03:00 +00:00
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| Empty | Dual Rank | Slot 2 | off | 75 | | | | | 40 | off | off | off |
|
2011-01-10 12:03:00 +00:00
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
|Single Rank| Empty | Slot 1 | off | 75 | 40 | off | | | | | | |
|
2011-01-10 12:03:00 +00:00
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| Empty |Single Rank| Slot 2 | off | 75 | | | | | 40 | off | | |
|
2011-01-10 12:03:00 +00:00
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
|
|
|
|
|
|
|
Single slot system
|
|
|
|
+-------------+------------+---------------+-----------------------------+-----------------------------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| | |DRAM controller| Rank 1 | Rank 2 | Rank 3 | Rank 4 |
|
2011-01-10 12:03:00 +00:00
|
|
|
|Configuration| Write/Read |-------+-------+-------+------+-------+------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| | | Write | Read | Write | Read | Write | Read | Write | Read | Write | Read |
|
2011-01-10 12:03:00 +00:00
|
|
|
+-------------+------------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| | R1 | off | 75 | 120 *| off | off | off | 20 | 20 | off | off |
|
|
|
|
| |------------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
|
|
|
| | R2 | off | 75 | off | 20 | 120 | off | 20 | 20 | off | off |
|
2011-01-10 12:03:00 +00:00
|
|
|
| Quad Rank |------------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| | R3 | off | 75 | 20 | 20 | off | off | 120 *| off | off | off |
|
|
|
|
| |------------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
|
|
|
| | R4 | off | 75 | 20 | 20 | off | off | off | 20 | 120 | off |
|
2011-01-10 12:03:00 +00:00
|
|
|
+-------------+------------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| | R1 | off | 75 | 40 | off | off | off |
|
2011-01-10 12:03:00 +00:00
|
|
|
| Dual Rank |------------+-------+-------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| | R2 | off | 75 | 40 | off | off | off |
|
2011-01-10 12:03:00 +00:00
|
|
|
+-------------+------------+-------+-------+-------+------+-------+------+
|
2011-02-02 21:36:10 +00:00
|
|
|
| Single Rank | R1 | off | 75 | 40 | off |
|
2011-01-10 12:03:00 +00:00
|
|
|
+-------------+------------+-------+-------+-------+------+
|
|
|
|
|
|
|
|
Reference http://www.xrosstalkmag.com/mag_issues/xrosstalk_oct08_final.pdf
|
2011-02-02 21:36:10 +00:00
|
|
|
http://download.micron.com/pdf/technotes/ddr3/tn4108_ddr3_design_guide.pdf
|
2011-08-26 18:32:43 +00:00
|
|
|
|
|
|
|
|
|
|
|
Table for ODT for DDR2
|
|
|
|
======================
|
|
|
|
Two slots system
|
|
|
|
+-----------------------+----------+---------------+-----------------------------+-----------------------------+
|
|
|
|
| Configuration | |DRAM controller| Slot 1 | Slot 2 |
|
|
|
|
+-----------+-----------+----------+-------+-------+--------------+--------------+--------------+--------------+
|
|
|
|
| | | | | | Rank 1 | Rank 2 | Rank 1 | Rank 2 |
|
|
|
|
+ Slot 1 | Slot 2 |Write/Read| Write | Read |-------+------+-------+------+-------+------+-------+------+
|
|
|
|
| | | | | | Write | Read | Write | Read | Write | Read | Write | Read |
|
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
|
|
|
| | | Slot 1 | off | 150 | off | off | off | off | 75 | 75 | off | off |
|
|
|
|
| Dual Rank | Dual Rank |----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
|
|
|
| | | Slot 2 | off | 150 | 75 | 75 | off | off | off | off | off | off |
|
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
|
|
|
| | | Slot 1 | off | 150 | off | off | off | off | 75 | 75 | | |
|
|
|
|
| Dual Rank |Single Rank|----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
|
|
|
| | | Slot 2 | off | 150 | 75 | 75 | off | off | off | off | | |
|
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
|
|
|
| | | Slot 1 | off | 150 | off | off | | | 75 | 75 | off | off |
|
|
|
|
|Single Rank| Dual Rank |----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
|
|
|
| | | Slot 2 | off | 150 | 75 | 75 | | | off | off | off | off |
|
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
|
|
|
| | | Slot 1 | off | 150 | off | off | | | 75 | 75 | | |
|
|
|
|
|Single Rank|Single Rank|----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
|
|
|
| | | Slot 2 | off | 150 | 75 | 75 | | | off | off | | |
|
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
|
|
|
| Dual Rank | Empty | Slot 1 | off | 75 | 150 | off | off | off | | | | |
|
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
|
|
|
| Empty | Dual Rank | Slot 2 | off | 75 | | | | | 150 | off | off | off |
|
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
|
|
|
|Single Rank| Empty | Slot 1 | off | 75 | 150 | off | | | | | | |
|
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
|
|
|
| Empty |Single Rank| Slot 2 | off | 75 | | | | | 150 | off | | |
|
|
|
|
+-----------+-----------+----------+-------+-------+-------+------+-------+------+-------+------+-------+------+
|
|
|
|
|
|
|
|
Single slot system
|
|
|
|
+-------------+------------+---------------+-----------------------------+
|
|
|
|
| | |DRAM controller| Rank 1 | Rank 2 |
|
|
|
|
|Configuration| Write/Read |-------+-------+-------+------+-------+------+
|
|
|
|
| | | Write | Read | Write | Read | Write | Read |
|
|
|
|
+-------------+------------+-------+-------+-------+------+-------+------+
|
|
|
|
| | R1 | off | 75 | 150 | off | off | off |
|
|
|
|
| Dual Rank |------------+-------+-------+-------+------+-------+------+
|
|
|
|
| | R2 | off | 75 | 150 | off | off | off |
|
|
|
|
+-------------+------------+-------+-------+-------+------+-------+------+
|
|
|
|
| Single Rank | R1 | off | 75 | 150 | off |
|
|
|
|
+-------------+------------+-------+-------+-------+------+
|
|
|
|
|
|
|
|
Reference http://www.samsung.com/global/business/semiconductor/products/dram/downloads/applicationnote/ddr2_odt_control_200603.pdf
|
|
|
|
|