2009-06-13 18:50:01 +00:00
|
|
|
/*
|
|
|
|
* (c) 2009 Magnus Lilja <lilja.magnus@gmail.com>
|
|
|
|
*
|
|
|
|
* See file CREDITS for list of people who contributed to this
|
|
|
|
* project.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
* published by the Free Software Foundation; either version 2 of
|
|
|
|
* the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
|
|
* MA 02111-1307 USA
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __FSL_NFC_H
|
|
|
|
#define __FSL_NFC_H
|
|
|
|
|
|
|
|
/*
|
2012-08-13 20:48:12 +00:00
|
|
|
* Register map and bit definitions for the Freescale NAND Flash Controller
|
|
|
|
* present in various i.MX devices.
|
2010-01-27 02:24:17 +00:00
|
|
|
*
|
2012-08-13 20:48:12 +00:00
|
|
|
* MX31 and MX27 have version 1, which has:
|
|
|
|
* 4 512-byte main buffers and
|
|
|
|
* 4 16-byte spare buffers
|
|
|
|
* to support up to 2K byte pagesize nand.
|
|
|
|
* Reading or writing a 2K page requires 4 FDI/FDO cycles.
|
2010-01-27 02:24:17 +00:00
|
|
|
*
|
2012-08-13 20:50:53 +00:00
|
|
|
* MX25 and MX35 have version 2.1, which has:
|
2012-08-13 20:48:12 +00:00
|
|
|
* 8 512-byte main buffers and
|
|
|
|
* 8 64-byte spare buffers
|
|
|
|
* to support up to 4K byte pagesize nand.
|
|
|
|
* Reading or writing a 2K or 4K page requires only 1 FDI/FDO cycle.
|
|
|
|
* Also some of registers are moved and/or changed meaning as seen below.
|
2009-06-13 18:50:01 +00:00
|
|
|
*/
|
2012-08-13 20:48:12 +00:00
|
|
|
#if defined(CONFIG_MX27) || defined(CONFIG_MX31)
|
2010-01-27 02:24:17 +00:00
|
|
|
#define MXC_NFC_V1
|
2012-08-13 20:50:53 +00:00
|
|
|
#define is_mxc_nfc_1() 1
|
|
|
|
#define is_mxc_nfc_21() 0
|
2012-08-13 20:48:12 +00:00
|
|
|
#elif defined(CONFIG_MX25) || defined(CONFIG_MX35)
|
2012-08-13 20:50:53 +00:00
|
|
|
#define MXC_NFC_V2_1
|
|
|
|
#define is_mxc_nfc_1() 0
|
|
|
|
#define is_mxc_nfc_21() 1
|
2010-01-27 02:24:17 +00:00
|
|
|
#else
|
2012-08-13 20:50:42 +00:00
|
|
|
#error "MXC NFC implementation not supported"
|
2010-01-27 02:24:17 +00:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#if defined(MXC_NFC_V1)
|
|
|
|
#define NAND_MXC_NR_BUFS 4
|
|
|
|
#define NAND_MXC_SPARE_BUF_SIZE 16
|
|
|
|
#define NAND_MXC_REG_OFFSET 0xe00
|
2012-08-13 20:48:12 +00:00
|
|
|
#define NAND_MXC_2K_MULTI_CYCLE
|
2012-08-13 20:50:53 +00:00
|
|
|
#elif defined(MXC_NFC_V2_1)
|
2010-01-27 02:24:17 +00:00
|
|
|
#define NAND_MXC_NR_BUFS 8
|
|
|
|
#define NAND_MXC_SPARE_BUF_SIZE 64
|
|
|
|
#define NAND_MXC_REG_OFFSET 0x1e00
|
|
|
|
#endif
|
2009-06-13 18:50:01 +00:00
|
|
|
|
|
|
|
struct fsl_nfc_regs {
|
2012-08-13 20:48:12 +00:00
|
|
|
u8 main_area[NAND_MXC_NR_BUFS][0x200];
|
|
|
|
u8 spare_area[NAND_MXC_NR_BUFS][NAND_MXC_SPARE_BUF_SIZE];
|
2010-01-27 02:24:17 +00:00
|
|
|
/*
|
|
|
|
* reserved size is offset of nfc registers
|
|
|
|
* minus total main and spare sizes
|
|
|
|
*/
|
|
|
|
u8 reserved1[NAND_MXC_REG_OFFSET
|
|
|
|
- NAND_MXC_NR_BUFS * (512 + NAND_MXC_SPARE_BUF_SIZE)];
|
|
|
|
#if defined(MXC_NFC_V1)
|
2012-08-13 20:48:12 +00:00
|
|
|
u16 buf_size;
|
2009-06-13 18:50:01 +00:00
|
|
|
u16 reserved2;
|
2012-08-13 20:48:12 +00:00
|
|
|
u16 buf_addr;
|
|
|
|
u16 flash_addr;
|
2009-06-13 18:50:01 +00:00
|
|
|
u16 flash_cmd;
|
2012-08-13 20:48:12 +00:00
|
|
|
u16 config;
|
2009-06-13 18:50:01 +00:00
|
|
|
u16 ecc_status_result;
|
2012-08-13 20:48:12 +00:00
|
|
|
u16 rsltmain_area;
|
|
|
|
u16 rsltspare_area;
|
|
|
|
u16 wrprot;
|
|
|
|
u16 unlockstart_blkaddr;
|
|
|
|
u16 unlockend_blkaddr;
|
|
|
|
u16 nf_wrprst;
|
|
|
|
u16 config1;
|
|
|
|
u16 config2;
|
2012-08-13 20:50:53 +00:00
|
|
|
#elif defined(MXC_NFC_V2_1)
|
2010-01-27 02:24:17 +00:00
|
|
|
u16 reserved2[2];
|
2012-08-13 20:48:12 +00:00
|
|
|
u16 buf_addr;
|
|
|
|
u16 flash_addr;
|
2010-01-27 02:24:17 +00:00
|
|
|
u16 flash_cmd;
|
2012-08-13 20:48:12 +00:00
|
|
|
u16 config;
|
2012-08-13 20:49:42 +00:00
|
|
|
u32 ecc_status_result;
|
2010-01-27 02:24:17 +00:00
|
|
|
u16 spare_area_size;
|
2012-08-13 20:48:12 +00:00
|
|
|
u16 wrprot;
|
2010-01-27 02:24:17 +00:00
|
|
|
u16 reserved3[2];
|
2012-08-13 20:48:12 +00:00
|
|
|
u16 nf_wrprst;
|
|
|
|
u16 config1;
|
|
|
|
u16 config2;
|
2010-01-27 02:24:17 +00:00
|
|
|
u16 reserved4;
|
2012-08-13 20:48:12 +00:00
|
|
|
u16 unlockstart_blkaddr;
|
|
|
|
u16 unlockend_blkaddr;
|
|
|
|
u16 unlockstart_blkaddr1;
|
|
|
|
u16 unlockend_blkaddr1;
|
|
|
|
u16 unlockstart_blkaddr2;
|
|
|
|
u16 unlockend_blkaddr2;
|
|
|
|
u16 unlockstart_blkaddr3;
|
|
|
|
u16 unlockend_blkaddr3;
|
2010-01-27 02:24:17 +00:00
|
|
|
#endif
|
2009-06-13 18:50:01 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Set INT to 0, FCMD to 1, rest to 0 in NFC_CONFIG2 Register for Command
|
|
|
|
* operation
|
|
|
|
*/
|
|
|
|
#define NFC_CMD 0x1
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Set INT to 0, FADD to 1, rest to 0 in NFC_CONFIG2 Register for Address
|
|
|
|
* operation
|
|
|
|
*/
|
|
|
|
#define NFC_ADDR 0x2
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Set INT to 0, FDI to 1, rest to 0 in NFC_CONFIG2 Register for Input
|
|
|
|
* operation
|
|
|
|
*/
|
|
|
|
#define NFC_INPUT 0x4
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Set INT to 0, FDO to 001, rest to 0 in NFC_CONFIG2 Register for Data
|
|
|
|
* Output operation
|
|
|
|
*/
|
|
|
|
#define NFC_OUTPUT 0x8
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Set INT to 0, FD0 to 010, rest to 0 in NFC_CONFIG2 Register for Read ID
|
|
|
|
* operation
|
|
|
|
*/
|
|
|
|
#define NFC_ID 0x10
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Set INT to 0, FDO to 100, rest to 0 in NFC_CONFIG2 Register for Read
|
|
|
|
* Status operation
|
|
|
|
*/
|
|
|
|
#define NFC_STATUS 0x20
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Set INT to 1, rest to 0 in NFC_CONFIG2 Register for Read Status
|
|
|
|
* operation
|
|
|
|
*/
|
|
|
|
#define NFC_INT 0x8000
|
|
|
|
|
2012-08-13 20:50:53 +00:00
|
|
|
#ifdef MXC_NFC_V2_1
|
2010-01-27 02:24:17 +00:00
|
|
|
#define NFC_4_8N_ECC (1 << 0)
|
|
|
|
#endif
|
2009-06-13 18:50:01 +00:00
|
|
|
#define NFC_SP_EN (1 << 2)
|
|
|
|
#define NFC_ECC_EN (1 << 3)
|
|
|
|
#define NFC_INT_MSK (1 << 4)
|
|
|
|
#define NFC_BIG (1 << 5)
|
|
|
|
#define NFC_RST (1 << 6)
|
|
|
|
#define NFC_CE (1 << 7)
|
|
|
|
#define NFC_ONE_CYCLE (1 << 8)
|
2012-08-13 20:48:26 +00:00
|
|
|
#define NFC_FP_INT (1 << 11)
|
2009-06-13 18:50:01 +00:00
|
|
|
|
|
|
|
#endif /* __FSL_NFC_H */
|