2011-11-28 06:37:32 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2011
|
|
|
|
* Ilya Yanok, EmCraft Systems
|
|
|
|
*
|
2013-07-08 07:37:19 +00:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2011-11-28 06:37:32 +00:00
|
|
|
*/
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include <common.h>
|
|
|
|
|
|
|
|
#ifndef CONFIG_SYS_DCACHE_OFF
|
2012-03-15 18:33:17 +00:00
|
|
|
|
|
|
|
#ifndef CONFIG_SYS_CACHELINE_SIZE
|
|
|
|
#define CONFIG_SYS_CACHELINE_SIZE 32
|
|
|
|
#endif
|
|
|
|
|
|
|
|
void invalidate_dcache_all(void)
|
2011-11-28 06:37:32 +00:00
|
|
|
{
|
2012-04-06 03:25:07 +00:00
|
|
|
asm volatile("mcr p15, 0, %0, c7, c6, 0\n" : : "r"(0));
|
2011-11-28 06:37:32 +00:00
|
|
|
}
|
|
|
|
|
2012-03-15 18:33:17 +00:00
|
|
|
void flush_dcache_all(void)
|
2011-11-28 06:37:32 +00:00
|
|
|
{
|
2012-03-15 18:33:17 +00:00
|
|
|
asm volatile(
|
|
|
|
"0:"
|
|
|
|
"mrc p15, 0, r15, c7, c14, 3\n"
|
|
|
|
"bne 0b\n"
|
|
|
|
"mcr p15, 0, %0, c7, c10, 4\n"
|
2012-04-06 03:25:07 +00:00
|
|
|
: : "r"(0) : "memory"
|
2012-03-15 18:33:17 +00:00
|
|
|
);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int check_cache_range(unsigned long start, unsigned long stop)
|
|
|
|
{
|
|
|
|
int ok = 1;
|
|
|
|
|
|
|
|
if (start & (CONFIG_SYS_CACHELINE_SIZE - 1))
|
|
|
|
ok = 0;
|
|
|
|
|
|
|
|
if (stop & (CONFIG_SYS_CACHELINE_SIZE - 1))
|
|
|
|
ok = 0;
|
|
|
|
|
|
|
|
if (!ok)
|
2012-04-02 06:18:49 +00:00
|
|
|
debug("CACHE: Misaligned operation at range [%08lx, %08lx]\n",
|
2012-03-15 18:33:17 +00:00
|
|
|
start, stop);
|
|
|
|
|
|
|
|
return ok;
|
2011-11-28 06:37:32 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
void invalidate_dcache_range(unsigned long start, unsigned long stop)
|
|
|
|
{
|
2012-03-15 18:33:17 +00:00
|
|
|
if (!check_cache_range(start, stop))
|
|
|
|
return;
|
|
|
|
|
|
|
|
while (start < stop) {
|
2012-04-06 03:25:07 +00:00
|
|
|
asm volatile("mcr p15, 0, %0, c7, c6, 1\n" : : "r"(start));
|
2012-03-15 18:33:17 +00:00
|
|
|
start += CONFIG_SYS_CACHELINE_SIZE;
|
|
|
|
}
|
2011-11-28 06:37:32 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
void flush_dcache_range(unsigned long start, unsigned long stop)
|
|
|
|
{
|
2012-03-15 18:33:17 +00:00
|
|
|
if (!check_cache_range(start, stop))
|
|
|
|
return;
|
|
|
|
|
|
|
|
while (start < stop) {
|
2012-04-06 03:25:07 +00:00
|
|
|
asm volatile("mcr p15, 0, %0, c7, c14, 1\n" : : "r"(start));
|
2012-03-15 18:33:17 +00:00
|
|
|
start += CONFIG_SYS_CACHELINE_SIZE;
|
|
|
|
}
|
|
|
|
|
2012-04-06 03:25:07 +00:00
|
|
|
asm volatile("mcr p15, 0, %0, c7, c10, 4\n" : : "r"(0));
|
2012-03-15 18:33:17 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
void flush_cache(unsigned long start, unsigned long size)
|
|
|
|
{
|
|
|
|
flush_dcache_range(start, start + size);
|
2011-11-28 06:37:32 +00:00
|
|
|
}
|
|
|
|
#else /* #ifndef CONFIG_SYS_DCACHE_OFF */
|
|
|
|
void invalidate_dcache_all(void)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
void flush_dcache_all(void)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
void invalidate_dcache_range(unsigned long start, unsigned long stop)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
void flush_dcache_range(unsigned long start, unsigned long stop)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
2012-03-15 18:33:17 +00:00
|
|
|
void flush_cache(unsigned long start, unsigned long size)
|
2011-11-28 06:37:32 +00:00
|
|
|
{
|
|
|
|
}
|
|
|
|
#endif /* #ifndef CONFIG_SYS_DCACHE_OFF */
|
2012-02-06 17:12:10 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Stub implementations for l2 cache operations
|
|
|
|
*/
|
2012-04-06 03:25:07 +00:00
|
|
|
void __l2_cache_disable(void) {}
|
|
|
|
|
2012-02-06 17:12:10 +00:00
|
|
|
void l2_cache_disable(void)
|
2012-04-06 03:25:07 +00:00
|
|
|
__attribute__((weak, alias("__l2_cache_disable")));
|