2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2010-01-15 13:45:53 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2009
|
|
|
|
* Ryan Chen, ST Micoelectronics, ryan.chen@st.com.
|
|
|
|
* Vipin Kumar, ST Micoelectronics, vipin.kumar@st.com.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
2012-05-07 07:36:44 +00:00
|
|
|
#include <miiphy.h>
|
2020-05-10 17:39:56 +00:00
|
|
|
#include <net.h>
|
2012-05-07 07:36:42 +00:00
|
|
|
#include <netdev.h>
|
2010-01-15 13:45:53 +00:00
|
|
|
#include <nand.h>
|
|
|
|
#include <asm/io.h>
|
2012-05-22 00:15:55 +00:00
|
|
|
#include <linux/mtd/fsmc_nand.h>
|
2017-06-01 01:47:48 +00:00
|
|
|
#include <asm/mach-types.h>
|
2010-01-15 13:45:53 +00:00
|
|
|
#include <asm/arch/hardware.h>
|
|
|
|
#include <asm/arch/spr_defs.h>
|
|
|
|
#include <asm/arch/spr_misc.h>
|
2012-05-22 00:15:55 +00:00
|
|
|
|
2012-05-07 07:36:44 +00:00
|
|
|
#define PLGPIO_SEL_36 0xb3000028
|
|
|
|
#define PLGPIO_IO_36 0xb3000038
|
|
|
|
|
2012-05-22 00:15:55 +00:00
|
|
|
static struct nand_chip nand_chip[CONFIG_SYS_MAX_NAND_DEVICE];
|
2010-01-15 13:45:53 +00:00
|
|
|
|
2012-05-07 07:36:44 +00:00
|
|
|
static void spear_phy_reset(void)
|
|
|
|
{
|
|
|
|
writel(0x10, PLGPIO_IO_36);
|
|
|
|
writel(0x10, PLGPIO_SEL_36);
|
|
|
|
}
|
|
|
|
|
2010-01-15 13:45:53 +00:00
|
|
|
int board_init(void)
|
|
|
|
{
|
2012-05-07 07:36:44 +00:00
|
|
|
spear_phy_reset();
|
2010-03-02 05:16:52 +00:00
|
|
|
return spear_board_init(MACH_TYPE_SPEAR320);
|
2010-01-15 13:45:53 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* board_nand_init - Board specific NAND initialization
|
|
|
|
* @nand: mtd private chip structure
|
|
|
|
*
|
|
|
|
* Called by nand_init_chip to initialize the board specific functions
|
|
|
|
*/
|
|
|
|
|
2012-05-22 00:15:55 +00:00
|
|
|
void board_nand_init()
|
2010-01-15 13:45:53 +00:00
|
|
|
{
|
|
|
|
struct misc_regs *const misc_regs_p =
|
|
|
|
(struct misc_regs *)CONFIG_SPEAR_MISCBASE;
|
2012-05-22 00:15:55 +00:00
|
|
|
struct nand_chip *nand = &nand_chip[0];
|
2010-01-15 13:45:53 +00:00
|
|
|
|
2012-05-22 00:15:55 +00:00
|
|
|
#if defined(CONFIG_NAND_FSMC)
|
2010-01-15 13:45:53 +00:00
|
|
|
if (((readl(&misc_regs_p->auto_cfg_reg) & MISC_SOCCFGMSK) ==
|
|
|
|
MISC_SOCCFG30) ||
|
|
|
|
((readl(&misc_regs_p->auto_cfg_reg) & MISC_SOCCFGMSK) ==
|
|
|
|
MISC_SOCCFG31)) {
|
|
|
|
|
2012-05-22 00:15:55 +00:00
|
|
|
fsmc_nand_init(nand);
|
2010-01-15 13:45:53 +00:00
|
|
|
}
|
2012-05-22 00:15:55 +00:00
|
|
|
#endif
|
2010-01-15 13:45:53 +00:00
|
|
|
|
2012-05-22 00:15:55 +00:00
|
|
|
return;
|
2010-01-15 13:45:53 +00:00
|
|
|
}
|
2012-05-07 07:36:42 +00:00
|
|
|
|
2020-06-26 06:13:33 +00:00
|
|
|
int board_eth_init(struct bd_info *bis)
|
2012-05-07 07:36:42 +00:00
|
|
|
{
|
2012-05-07 07:36:43 +00:00
|
|
|
int ret = 0;
|
2012-05-07 07:36:44 +00:00
|
|
|
|
2015-04-05 22:07:34 +00:00
|
|
|
#if defined(CONFIG_ETH_DESIGNWARE)
|
2012-05-07 07:36:44 +00:00
|
|
|
u32 interface = PHY_INTERFACE_MODE_MII;
|
2014-01-22 16:54:06 +00:00
|
|
|
if (designware_initialize(CONFIG_SPEAR_ETHBASE, interface) >= 0)
|
2012-05-07 07:36:44 +00:00
|
|
|
ret++;
|
2012-05-07 07:36:42 +00:00
|
|
|
#endif
|
2012-05-07 07:36:43 +00:00
|
|
|
#if defined(CONFIG_MACB)
|
|
|
|
if (macb_eth_initialize(0, (void *)CONFIG_SYS_MACB0_BASE,
|
2012-05-07 07:36:44 +00:00
|
|
|
CONFIG_MACB0_PHY) >= 0)
|
|
|
|
ret++;
|
2012-05-07 07:36:43 +00:00
|
|
|
#endif
|
|
|
|
return ret;
|
2012-05-07 07:36:42 +00:00
|
|
|
}
|