2011-10-03 08:19:53 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2011
|
|
|
|
* Jason Cooper <u-boot@lakedaemon.net>
|
|
|
|
*
|
|
|
|
* Based on work by:
|
|
|
|
* Marvell Semiconductor <www.marvell.com>
|
|
|
|
* Written-by: Siddarth Gore <gores@marvell.com>
|
|
|
|
*
|
2013-07-08 07:37:19 +00:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2011-10-03 08:19:53 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
#include <miiphy.h>
|
2011-10-29 11:19:47 +00:00
|
|
|
#include <asm/arch/cpu.h>
|
2014-10-22 10:13:06 +00:00
|
|
|
#include <asm/arch/soc.h>
|
2011-10-03 08:19:53 +00:00
|
|
|
#include <asm/arch/mpp.h>
|
|
|
|
#include "dreamplug.h"
|
|
|
|
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
|
|
|
int board_early_init_f(void)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* default gpio configuration
|
|
|
|
* There are maximum 64 gpios controlled through 2 sets of registers
|
|
|
|
* the below configuration configures mainly initial LED status
|
|
|
|
*/
|
2014-10-22 10:13:11 +00:00
|
|
|
mvebu_config_gpio(DREAMPLUG_OE_VAL_LOW,
|
|
|
|
DREAMPLUG_OE_VAL_HIGH,
|
|
|
|
DREAMPLUG_OE_LOW, DREAMPLUG_OE_HIGH);
|
2011-10-03 08:19:53 +00:00
|
|
|
|
|
|
|
/* Multi-Purpose Pins Functionality configuration */
|
2012-11-26 11:27:36 +00:00
|
|
|
static const u32 kwmpp_config[] = {
|
2011-10-03 08:19:53 +00:00
|
|
|
MPP0_SPI_SCn, /* SPI Flash */
|
|
|
|
MPP1_SPI_MOSI,
|
|
|
|
MPP2_SPI_SCK,
|
|
|
|
MPP3_SPI_MISO,
|
|
|
|
MPP4_NF_IO6,
|
|
|
|
MPP5_NF_IO7,
|
|
|
|
MPP6_SYSRST_OUTn,
|
|
|
|
MPP7_GPO,
|
|
|
|
MPP8_TW_SDA,
|
|
|
|
MPP9_TW_SCK,
|
|
|
|
MPP10_UART0_TXD, /* Serial */
|
|
|
|
MPP11_UART0_RXD,
|
|
|
|
MPP12_SD_CLK, /* SDIO Slot */
|
|
|
|
MPP13_SD_CMD,
|
|
|
|
MPP14_SD_D0,
|
|
|
|
MPP15_SD_D1,
|
|
|
|
MPP16_SD_D2,
|
|
|
|
MPP17_SD_D3,
|
|
|
|
MPP18_NF_IO0,
|
|
|
|
MPP19_NF_IO1,
|
|
|
|
MPP20_GE1_0, /* Gigabit Ethernet */
|
|
|
|
MPP21_GE1_1,
|
|
|
|
MPP22_GE1_2,
|
|
|
|
MPP23_GE1_3,
|
|
|
|
MPP24_GE1_4,
|
|
|
|
MPP25_GE1_5,
|
|
|
|
MPP26_GE1_6,
|
|
|
|
MPP27_GE1_7,
|
|
|
|
MPP28_GE1_8,
|
|
|
|
MPP29_GE1_9,
|
|
|
|
MPP30_GE1_10,
|
|
|
|
MPP31_GE1_11,
|
|
|
|
MPP32_GE1_12,
|
|
|
|
MPP33_GE1_13,
|
|
|
|
MPP34_GE1_14,
|
|
|
|
MPP35_GE1_15,
|
|
|
|
MPP36_GPIO, /* 7 external GPIO pins (36 - 45) */
|
|
|
|
MPP37_GPIO,
|
|
|
|
MPP38_GPIO,
|
|
|
|
MPP39_GPIO,
|
|
|
|
MPP40_TDM_SPI_SCK,
|
|
|
|
MPP41_TDM_SPI_MISO,
|
|
|
|
MPP42_TDM_SPI_MOSI,
|
|
|
|
MPP43_GPIO,
|
|
|
|
MPP44_GPIO,
|
|
|
|
MPP45_GPIO,
|
|
|
|
MPP46_GPIO,
|
|
|
|
MPP47_GPIO, /* Bluetooth LED */
|
|
|
|
MPP48_GPIO, /* Wifi LED */
|
|
|
|
MPP49_GPIO, /* Wifi AP LED */
|
|
|
|
0
|
|
|
|
};
|
2012-06-01 01:31:00 +00:00
|
|
|
kirkwood_mpp_conf(kwmpp_config, NULL);
|
2011-10-03 08:19:53 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int board_init(void)
|
|
|
|
{
|
|
|
|
/* adress of boot parameters */
|
2014-10-22 10:13:13 +00:00
|
|
|
gd->bd->bi_boot_params = mvebu_sdram_bar(0) + 0x100;
|
2011-10-03 08:19:53 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef CONFIG_RESET_PHY_R
|
|
|
|
void mv_phy_88e1116_init(char *name)
|
|
|
|
{
|
|
|
|
u16 reg;
|
|
|
|
u16 devadr;
|
|
|
|
|
|
|
|
if (miiphy_set_current_dev(name))
|
|
|
|
return;
|
|
|
|
|
|
|
|
/* command to read PHY dev address */
|
|
|
|
if (miiphy_read(name, 0xEE, 0xEE, (u16 *) &devadr)) {
|
|
|
|
printf("Err..%s could not read PHY dev address\n",
|
|
|
|
__func__);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Enable RGMII delay on Tx and Rx for CPU port
|
|
|
|
* Ref: sec 4.7.2 of chip datasheet
|
|
|
|
*/
|
|
|
|
miiphy_write(name, devadr, MV88E1116_PGADR_REG, 2);
|
|
|
|
miiphy_read(name, devadr, MV88E1116_MAC_CTRL2_REG, ®);
|
|
|
|
reg |= (MV88E1116_RGMII_RXTM_CTRL | MV88E1116_RGMII_TXTM_CTRL);
|
|
|
|
miiphy_write(name, devadr, MV88E1116_MAC_CTRL2_REG, reg);
|
|
|
|
miiphy_write(name, devadr, MV88E1116_PGADR_REG, 0);
|
|
|
|
|
|
|
|
/* reset the phy */
|
|
|
|
miiphy_reset(name, devadr);
|
|
|
|
|
|
|
|
printf("88E1116 Initialized on %s\n", name);
|
|
|
|
}
|
|
|
|
|
|
|
|
void reset_phy(void)
|
|
|
|
{
|
|
|
|
/* configure and initialize both PHY's */
|
|
|
|
mv_phy_88e1116_init("egiga0");
|
|
|
|
mv_phy_88e1116_init("egiga1");
|
|
|
|
}
|
|
|
|
#endif /* CONFIG_RESET_PHY_R */
|