2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2008-05-08 18:52:22 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2007-2008
|
2011-10-31 23:00:39 +00:00
|
|
|
* Stelian Pop <stelian@popies.net>
|
2008-05-08 18:52:22 +00:00
|
|
|
* Lead Tech Design <www.leadtechdesign.com>
|
|
|
|
*
|
|
|
|
* Configuation settings for the AT91SAM9261EK board.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CONFIG_H
|
|
|
|
#define __CONFIG_H
|
|
|
|
|
|
|
|
/* ARM asynchronous clock */
|
2011-07-31 22:49:00 +00:00
|
|
|
#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
|
2010-02-24 09:29:16 +00:00
|
|
|
#define CONFIG_SYS_AT91_MAIN_CLOCK 18432000 /* 18.432 MHz crystal */
|
2008-05-08 18:52:22 +00:00
|
|
|
|
2011-07-31 22:49:00 +00:00
|
|
|
#ifdef CONFIG_AT91SAM9G10
|
|
|
|
#define CONFIG_AT91SAM9G10EK /* It's an Atmel AT91SAM9G10 EK*/
|
2009-06-25 15:04:15 +00:00
|
|
|
#else
|
2011-07-31 22:49:00 +00:00
|
|
|
#define CONFIG_AT91SAM9261EK /* It's an Atmel AT91SAM9261 EK*/
|
2009-06-25 15:04:15 +00:00
|
|
|
#endif
|
2011-07-31 22:49:00 +00:00
|
|
|
|
|
|
|
#include <asm/hardware.h>
|
|
|
|
|
|
|
|
#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
|
|
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
|
|
#define CONFIG_INITRD_TAG
|
2008-05-08 18:52:22 +00:00
|
|
|
|
|
|
|
#define CONFIG_SKIP_LOWLEVEL_INIT
|
|
|
|
|
2011-07-31 22:49:00 +00:00
|
|
|
#define CONFIG_ATMEL_LEGACY
|
|
|
|
|
2008-05-08 18:52:22 +00:00
|
|
|
/*
|
|
|
|
* Hardware drivers
|
|
|
|
*/
|
2011-07-31 22:49:00 +00:00
|
|
|
|
2008-05-08 12:52:30 +00:00
|
|
|
/* LCD */
|
|
|
|
#define LCD_BPP LCD_COLOR8
|
2011-07-31 22:49:00 +00:00
|
|
|
#define CONFIG_LCD_LOGO
|
2008-05-08 12:52:30 +00:00
|
|
|
#undef LCD_TEST_PATTERN
|
2011-07-31 22:49:00 +00:00
|
|
|
#define CONFIG_LCD_INFO
|
|
|
|
#define CONFIG_LCD_INFO_BELOW_LOGO
|
|
|
|
#define CONFIG_ATMEL_LCD
|
2009-06-25 15:04:15 +00:00
|
|
|
#ifdef CONFIG_AT91SAM9261EK
|
2011-07-31 22:49:00 +00:00
|
|
|
#define CONFIG_ATMEL_LCD_BGR555
|
2009-06-25 15:04:15 +00:00
|
|
|
#endif
|
2011-07-31 22:49:00 +00:00
|
|
|
|
2008-05-08 18:52:22 +00:00
|
|
|
/*
|
|
|
|
* BOOTP options
|
|
|
|
*/
|
2011-07-31 22:49:00 +00:00
|
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
2008-05-08 18:52:22 +00:00
|
|
|
|
|
|
|
/* SDRAM */
|
2011-07-31 22:49:00 +00:00
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0x20000000
|
|
|
|
#define CONFIG_SYS_SDRAM_SIZE 0x04000000
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR \
|
2017-07-21 05:28:40 +00:00
|
|
|
(ATMEL_BASE_SRAM + 16 * 1024 - GENERATED_GBL_DATA_SIZE)
|
2008-05-08 18:52:22 +00:00
|
|
|
|
|
|
|
/* NAND flash */
|
2009-03-22 09:22:34 +00:00
|
|
|
#ifdef CONFIG_CMD_NAND
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
|
|
|
#define CONFIG_SYS_NAND_BASE 0x40000000
|
2011-07-31 22:49:00 +00:00
|
|
|
#define CONFIG_SYS_NAND_DBW_8
|
2009-03-22 09:22:34 +00:00
|
|
|
/* our ALE is AD22 */
|
|
|
|
#define CONFIG_SYS_NAND_MASK_ALE (1 << 22)
|
|
|
|
/* our CLE is AD21 */
|
|
|
|
#define CONFIG_SYS_NAND_MASK_CLE (1 << 21)
|
|
|
|
#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14
|
|
|
|
#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC15
|
2009-07-18 19:52:24 +00:00
|
|
|
|
2009-03-22 09:22:34 +00:00
|
|
|
#endif
|
2008-05-08 18:52:22 +00:00
|
|
|
|
|
|
|
/* Ethernet */
|
2011-07-31 22:49:00 +00:00
|
|
|
#define CONFIG_DRIVER_DM9000
|
2008-05-08 18:52:22 +00:00
|
|
|
#define CONFIG_DM9000_BASE 0x30000000
|
|
|
|
#define DM9000_IO CONFIG_DM9000_BASE
|
|
|
|
#define DM9000_DATA (CONFIG_DM9000_BASE + 4)
|
2011-07-31 22:49:00 +00:00
|
|
|
#define CONFIG_DM9000_USE_16BIT
|
|
|
|
#define CONFIG_DM9000_NO_SROM
|
2008-05-08 18:52:22 +00:00
|
|
|
#define CONFIG_NET_RETRY_COUNT 20
|
2011-07-31 22:49:00 +00:00
|
|
|
#define CONFIG_RESET_PHY_R
|
2008-05-08 18:52:22 +00:00
|
|
|
|
|
|
|
/* USB */
|
2009-03-27 22:26:44 +00:00
|
|
|
#define CONFIG_USB_ATMEL
|
2013-10-21 08:14:00 +00:00
|
|
|
#define CONFIG_USB_ATMEL_CLK_SEL_PLLB
|
2011-07-31 22:49:00 +00:00
|
|
|
#define CONFIG_USB_OHCI_NEW
|
|
|
|
#define CONFIG_SYS_USB_OHCI_CPU_INIT
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00500000 /* AT91SAM9261_UHP_BASE */
|
2009-06-25 15:04:15 +00:00
|
|
|
#ifdef CONFIG_AT91SAM9G10EK
|
|
|
|
#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9g10"
|
|
|
|
#else
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9261"
|
2009-06-25 15:04:15 +00:00
|
|
|
#endif
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
|
2008-05-08 18:52:22 +00:00
|
|
|
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
|
2008-05-08 18:52:22 +00:00
|
|
|
|
2011-07-31 22:49:00 +00:00
|
|
|
#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_MEMTEST_END 0x23e00000
|
2008-05-08 18:52:22 +00:00
|
|
|
|
2008-10-16 13:01:15 +00:00
|
|
|
#ifdef CONFIG_SYS_USE_DATAFLASH_CS0
|
2008-05-08 18:52:22 +00:00
|
|
|
|
|
|
|
/* bootstrap + u-boot + env + linux in dataflash on CS0 */
|
2017-07-21 05:28:40 +00:00
|
|
|
#define CONFIG_BOOTCOMMAND "sf probe 0; " \
|
|
|
|
"sf read 0x22000000 0x84000 0x294000; " \
|
|
|
|
"bootm 0x22000000"
|
2008-05-08 18:52:22 +00:00
|
|
|
|
2008-12-06 12:11:14 +00:00
|
|
|
#elif CONFIG_SYS_USE_DATAFLASH_CS3
|
|
|
|
|
|
|
|
/* bootstrap + u-boot + env + linux in dataflash on CS3 */
|
2017-07-21 05:28:40 +00:00
|
|
|
#define CONFIG_BOOTCOMMAND "sf probe 0:3; " \
|
|
|
|
"sf read 0x22000000 0x84000 0x294000; " \
|
|
|
|
"bootm 0x22000000"
|
2008-12-06 12:11:14 +00:00
|
|
|
|
2008-10-16 13:01:15 +00:00
|
|
|
#else /* CONFIG_SYS_USE_NANDFLASH */
|
2008-05-08 18:52:22 +00:00
|
|
|
|
|
|
|
/* bootstrap + u-boot + env + linux in nandflash */
|
2013-02-20 00:16:25 +00:00
|
|
|
#define CONFIG_BOOTCOMMAND "nand read 0x22000000 0x200000 0x300000; bootm"
|
2008-05-08 18:52:22 +00:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Size of malloc() pool
|
|
|
|
*/
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000)
|
2008-05-08 18:52:22 +00:00
|
|
|
|
|
|
|
#endif
|