mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 02:51:00 +00:00
155 lines
4.7 KiB
C
155 lines
4.7 KiB
C
|
/*
|
||
|
* mux.c
|
||
|
*
|
||
|
* Copyright (C) 2011, Texas Instruments, Incorporated - http://www.ti.com/
|
||
|
*
|
||
|
* SPDX-License-Identifier: GPL-2.0+
|
||
|
*/
|
||
|
|
||
|
#include <common.h>
|
||
|
#include <asm/arch/sys_proto.h>
|
||
|
#include <asm/arch/hardware.h>
|
||
|
#include <asm/arch/mux.h>
|
||
|
#include <asm/io.h>
|
||
|
#include <i2c.h>
|
||
|
#include "board.h"
|
||
|
|
||
|
static struct module_pin_mux uart0_pin_mux[] = {
|
||
|
{OFFSET(uart0_rxd), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* UART0_RXD */
|
||
|
{OFFSET(uart0_txd), (MODE(0) | PULLUDEN)}, /* UART0_TXD */
|
||
|
{-1},
|
||
|
};
|
||
|
|
||
|
static struct module_pin_mux uart1_pin_mux[] = {
|
||
|
{OFFSET(uart1_rxd), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* UART1_RXD */
|
||
|
{OFFSET(uart1_txd), (MODE(0) | PULLUDEN)}, /* UART1_TXD */
|
||
|
{-1},
|
||
|
};
|
||
|
|
||
|
static struct module_pin_mux uart2_pin_mux[] = {
|
||
|
{OFFSET(spi0_sclk), (MODE(1) | PULLUP_EN | RXACTIVE)}, /* UART2_RXD */
|
||
|
{OFFSET(spi0_d0), (MODE(1) | PULLUDEN)}, /* UART2_TXD */
|
||
|
{-1},
|
||
|
};
|
||
|
|
||
|
static struct module_pin_mux uart3_pin_mux[] = {
|
||
|
{OFFSET(spi0_cs1), (MODE(1) | PULLUP_EN | RXACTIVE)}, /* UART3_RXD */
|
||
|
{OFFSET(ecap0_in_pwm0_out), (MODE(1) | PULLUDEN)}, /* UART3_TXD */
|
||
|
{-1},
|
||
|
};
|
||
|
|
||
|
static struct module_pin_mux uart4_pin_mux[] = {
|
||
|
{OFFSET(gpmc_wait0), (MODE(6) | PULLUP_EN | RXACTIVE)}, /* UART4_RXD */
|
||
|
{OFFSET(gpmc_wpn), (MODE(6) | PULLUDEN)}, /* UART4_TXD */
|
||
|
{-1},
|
||
|
};
|
||
|
|
||
|
static struct module_pin_mux uart5_pin_mux[] = {
|
||
|
{OFFSET(lcd_data9), (MODE(4) | PULLUP_EN | RXACTIVE)}, /* UART5_RXD */
|
||
|
{OFFSET(lcd_data8), (MODE(4) | PULLUDEN)}, /* UART5_TXD */
|
||
|
{-1},
|
||
|
};
|
||
|
|
||
|
static struct module_pin_mux mmc0_pin_mux[] = {
|
||
|
{OFFSET(mmc0_dat3), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_DAT3 */
|
||
|
{OFFSET(mmc0_dat2), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_DAT2 */
|
||
|
{OFFSET(mmc0_dat1), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_DAT1 */
|
||
|
{OFFSET(mmc0_dat0), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_DAT0 */
|
||
|
{OFFSET(mmc0_clk), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_CLK */
|
||
|
{OFFSET(mmc0_cmd), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_CMD */
|
||
|
{OFFSET(mcasp0_aclkr), (MODE(4) | RXACTIVE)}, /* MMC0_WP */
|
||
|
{OFFSET(spi0_cs1), (MODE(5) | RXACTIVE | PULLUP_EN)}, /* MMC0_CD */
|
||
|
{-1},
|
||
|
};
|
||
|
|
||
|
static struct module_pin_mux mmc1_pin_mux[] = {
|
||
|
{OFFSET(gpmc_ad3), (MODE(1) | RXACTIVE | PULLUP_EN)}, /* MMC1_DAT3 */
|
||
|
{OFFSET(gpmc_ad2), (MODE(1) | RXACTIVE | PULLUP_EN)}, /* MMC1_DAT2 */
|
||
|
{OFFSET(gpmc_ad1), (MODE(1) | RXACTIVE | PULLUP_EN)}, /* MMC1_DAT1 */
|
||
|
{OFFSET(gpmc_ad0), (MODE(1) | RXACTIVE | PULLUP_EN)}, /* MMC1_DAT0 */
|
||
|
{OFFSET(gpmc_csn1), (MODE(2) | RXACTIVE | PULLUP_EN)}, /* MMC1_CLK */
|
||
|
{OFFSET(gpmc_csn2), (MODE(2) | RXACTIVE | PULLUP_EN)}, /* MMC1_CMD */
|
||
|
{OFFSET(gpmc_csn0), (MODE(7) | RXACTIVE | PULLUP_EN)}, /* MMC1_WP */
|
||
|
{OFFSET(gpmc_advn_ale), (MODE(7) | RXACTIVE | PULLUP_EN)}, /* MMC1_CD */
|
||
|
{-1},
|
||
|
};
|
||
|
|
||
|
static struct module_pin_mux i2c0_pin_mux[] = {
|
||
|
{OFFSET(i2c0_sda), (MODE(0) | RXACTIVE |
|
||
|
PULLUDEN | SLEWCTRL)}, /* I2C_DATA */
|
||
|
{OFFSET(i2c0_scl), (MODE(0) | RXACTIVE |
|
||
|
PULLUDEN | SLEWCTRL)}, /* I2C_SCLK */
|
||
|
{-1},
|
||
|
};
|
||
|
|
||
|
static struct module_pin_mux i2c1_pin_mux[] = {
|
||
|
{OFFSET(spi0_d1), (MODE(2) | RXACTIVE |
|
||
|
PULLUDEN | SLEWCTRL)}, /* I2C_DATA */
|
||
|
{OFFSET(spi0_cs0), (MODE(2) | RXACTIVE |
|
||
|
PULLUDEN | SLEWCTRL)}, /* I2C_SCLK */
|
||
|
{-1},
|
||
|
};
|
||
|
|
||
|
static struct module_pin_mux mii1_pin_mux[] = {
|
||
|
{OFFSET(mii1_rxerr), MODE(0) | RXACTIVE}, /* MII1_RXERR */
|
||
|
{OFFSET(mii1_txen), MODE(0)}, /* MII1_TXEN */
|
||
|
{OFFSET(mii1_rxdv), MODE(0) | RXACTIVE}, /* MII1_RXDV */
|
||
|
{OFFSET(mii1_txd3), MODE(0)}, /* MII1_TXD3 */
|
||
|
{OFFSET(mii1_txd2), MODE(0)}, /* MII1_TXD2 */
|
||
|
{OFFSET(mii1_txd1), MODE(0)}, /* MII1_TXD1 */
|
||
|
{OFFSET(mii1_txd0), MODE(0)}, /* MII1_TXD0 */
|
||
|
{OFFSET(mii1_txclk), MODE(0) | RXACTIVE}, /* MII1_TXCLK */
|
||
|
{OFFSET(mii1_rxclk), MODE(0) | RXACTIVE}, /* MII1_RXCLK */
|
||
|
{OFFSET(mii1_rxd3), MODE(0) | RXACTIVE}, /* MII1_RXD3 */
|
||
|
{OFFSET(mii1_rxd2), MODE(0) | RXACTIVE}, /* MII1_RXD2 */
|
||
|
{OFFSET(mii1_rxd1), MODE(0) | RXACTIVE}, /* MII1_RXD1 */
|
||
|
{OFFSET(mii1_rxd0), MODE(0) | RXACTIVE}, /* MII1_RXD0 */
|
||
|
{OFFSET(mdio_data), MODE(0) | RXACTIVE | PULLUP_EN}, /* MDIO_DATA */
|
||
|
{OFFSET(mdio_clk), MODE(0) | PULLUP_EN}, /* MDIO_CLK */
|
||
|
{-1},
|
||
|
};
|
||
|
|
||
|
|
||
|
void enable_uart0_pin_mux(void)
|
||
|
{
|
||
|
configure_module_pin_mux(uart0_pin_mux);
|
||
|
}
|
||
|
|
||
|
void enable_uart1_pin_mux(void)
|
||
|
{
|
||
|
configure_module_pin_mux(uart1_pin_mux);
|
||
|
}
|
||
|
|
||
|
void enable_uart2_pin_mux(void)
|
||
|
{
|
||
|
configure_module_pin_mux(uart2_pin_mux);
|
||
|
}
|
||
|
|
||
|
void enable_uart3_pin_mux(void)
|
||
|
{
|
||
|
configure_module_pin_mux(uart3_pin_mux);
|
||
|
}
|
||
|
|
||
|
void enable_uart4_pin_mux(void)
|
||
|
{
|
||
|
configure_module_pin_mux(uart4_pin_mux);
|
||
|
}
|
||
|
|
||
|
void enable_uart5_pin_mux(void)
|
||
|
{
|
||
|
configure_module_pin_mux(uart5_pin_mux);
|
||
|
}
|
||
|
|
||
|
void enable_i2c0_pin_mux(void)
|
||
|
{
|
||
|
configure_module_pin_mux(i2c0_pin_mux);
|
||
|
}
|
||
|
|
||
|
void enable_board_pin_mux(void)
|
||
|
{
|
||
|
configure_module_pin_mux(i2c1_pin_mux);
|
||
|
configure_module_pin_mux(mii1_pin_mux);
|
||
|
configure_module_pin_mux(mmc0_pin_mux);
|
||
|
configure_module_pin_mux(mmc1_pin_mux);
|
||
|
}
|