2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2008-04-30 09:42:50 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2008
|
|
|
|
* Sergei Poselenov, Emcraft Systems, sposelenov@emcraft.com.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
2019-12-28 17:45:05 +00:00
|
|
|
#include <init.h>
|
2008-04-30 09:42:50 +00:00
|
|
|
#include <asm/processor.h>
|
|
|
|
#include <asm/immap_85xx.h>
|
2013-09-30 16:22:09 +00:00
|
|
|
#include <fsl_ddr_sdram.h>
|
2008-04-30 09:42:50 +00:00
|
|
|
#include <asm/processor.h>
|
|
|
|
#include <asm/mmu.h>
|
|
|
|
#include <spd_sdram.h>
|
2020-05-10 17:40:11 +00:00
|
|
|
#include <linux/delay.h>
|
2008-04-30 09:42:50 +00:00
|
|
|
|
|
|
|
|
|
|
|
#if !defined(CONFIG_SPD_EEPROM)
|
|
|
|
/*
|
|
|
|
* Autodetect onboard DDR SDRAM on 85xx platforms
|
|
|
|
*
|
|
|
|
* NOTE: Some of the hardcoded values are hardware dependant,
|
|
|
|
* so this should be extended for other future boards
|
|
|
|
* using this routine!
|
|
|
|
*/
|
2010-12-17 23:17:56 +00:00
|
|
|
phys_size_t fixed_sdram(void)
|
2008-04-30 09:42:50 +00:00
|
|
|
{
|
2013-11-18 18:29:32 +00:00
|
|
|
struct ccsr_ddr __iomem *ddr =
|
2022-10-29 00:27:13 +00:00
|
|
|
(struct ccsr_ddr __iomem *)(CFG_SYS_FSL_DDR_ADDR);
|
2008-04-30 09:42:50 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Disable memory controller.
|
|
|
|
*/
|
|
|
|
ddr->cs0_config = 0;
|
|
|
|
ddr->sdram_cfg = 0;
|
|
|
|
|
2022-11-16 18:10:41 +00:00
|
|
|
ddr->cs0_bnds = CFG_SYS_DDR_CS0_BNDS;
|
|
|
|
ddr->cs0_config = CFG_SYS_DDR_CS0_CONFIG;
|
|
|
|
ddr->timing_cfg_0 = CFG_SYS_DDR_TIMING_0;
|
|
|
|
ddr->timing_cfg_1 = CFG_SYS_DDR_TIMING_1;
|
|
|
|
ddr->timing_cfg_2 = CFG_SYS_DDR_TIMING_2;
|
|
|
|
ddr->sdram_mode = CFG_SYS_DDR_MODE;
|
|
|
|
ddr->sdram_interval = CFG_SYS_DDR_INTERVAL;
|
|
|
|
ddr->sdram_cfg_2 = CFG_SYS_DDR_CONFIG_2;
|
|
|
|
ddr->sdram_clk_cntl = CFG_SYS_DDR_CLK_CONTROL;
|
2008-04-30 09:42:50 +00:00
|
|
|
|
|
|
|
asm ("sync;isync;msync");
|
|
|
|
udelay(1000);
|
|
|
|
|
2022-11-16 18:10:41 +00:00
|
|
|
ddr->sdram_cfg = CFG_SYS_DDR_CONFIG;
|
2008-04-30 09:42:50 +00:00
|
|
|
asm ("sync; isync; msync");
|
|
|
|
udelay(1000);
|
|
|
|
|
2022-11-16 18:10:37 +00:00
|
|
|
if (get_ram_size(0, CFG_SYS_SDRAM_SIZE<<20) == CFG_SYS_SDRAM_SIZE<<20) {
|
2008-04-30 09:42:50 +00:00
|
|
|
/*
|
|
|
|
* OK, size detected -> all done
|
|
|
|
*/
|
2022-11-16 18:10:37 +00:00
|
|
|
return CFG_SYS_SDRAM_SIZE<<20;
|
2008-04-30 09:42:50 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
return 0; /* nothing found ! */
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2022-11-16 18:10:41 +00:00
|
|
|
#if defined(CFG_SYS_DRAM_TEST)
|
2019-12-28 17:45:06 +00:00
|
|
|
int testdram(void)
|
2008-04-30 09:42:50 +00:00
|
|
|
{
|
2008-10-16 13:01:15 +00:00
|
|
|
uint *pstart = (uint *) CONFIG_SYS_MEMTEST_START;
|
|
|
|
uint *pend = (uint *) CONFIG_SYS_MEMTEST_END;
|
2008-04-30 09:42:50 +00:00
|
|
|
uint *p;
|
|
|
|
|
|
|
|
printf ("SDRAM test phase 1:\n");
|
|
|
|
for (p = pstart; p < pend; p++)
|
|
|
|
*p = 0xaaaaaaaa;
|
|
|
|
|
|
|
|
for (p = pstart; p < pend; p++) {
|
|
|
|
if (*p != 0xaaaaaaaa) {
|
|
|
|
printf ("SDRAM test fails at: %08x\n", (uint) p);
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
printf ("SDRAM test phase 2:\n");
|
|
|
|
for (p = pstart; p < pend; p++)
|
|
|
|
*p = 0x55555555;
|
|
|
|
|
|
|
|
for (p = pstart; p < pend; p++) {
|
|
|
|
if (*p != 0x55555555) {
|
|
|
|
printf ("SDRAM test fails at: %08x\n", (uint) p);
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
printf ("SDRAM test passed.\n");
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif
|