2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2016-09-01 02:14:20 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2016 Rockchip Electronics Co.,Ltd
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _ASM_ARCH_SYS_PROTO_H
|
|
|
|
#define _ASM_ARCH_SYS_PROTO_H
|
|
|
|
|
2017-09-27 17:33:11 +00:00
|
|
|
#ifdef CONFIG_ROCKCHIP_RK3288
|
|
|
|
#include <asm/armv7.h>
|
|
|
|
|
|
|
|
static void configure_l2ctlr(void)
|
|
|
|
{
|
|
|
|
uint32_t l2ctlr;
|
|
|
|
|
|
|
|
l2ctlr = read_l2ctlr();
|
|
|
|
l2ctlr &= 0xfffc0000; /* clear bit0~bit17 */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Data RAM write latency: 2 cycles
|
|
|
|
* Data RAM read latency: 2 cycles
|
|
|
|
* Data RAM setup latency: 1 cycle
|
|
|
|
* Tag RAM write latency: 1 cycle
|
|
|
|
* Tag RAM read latency: 1 cycle
|
|
|
|
* Tag RAM setup latency: 1 cycle
|
|
|
|
*/
|
|
|
|
l2ctlr |= (1 << 3 | 1 << 0);
|
|
|
|
write_l2ctlr(l2ctlr);
|
|
|
|
}
|
|
|
|
#endif /* CONFIG_ROCKCHIP_RK3288 */
|
|
|
|
|
2016-09-01 02:14:20 +00:00
|
|
|
#endif /* _ASM_ARCH_SYS_PROTO_H */
|