2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2014-10-22 10:13:18 +00:00
|
|
|
/*
|
2015-12-03 11:39:45 +00:00
|
|
|
* Copyright (C) 2014-2015 Stefan Roese <sr@denx.de>
|
2014-10-22 10:13:18 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _CONFIG_DB_MV7846MP_GP_H
|
|
|
|
#define _CONFIG_DB_MV7846MP_GP_H
|
|
|
|
|
2015-08-06 12:27:36 +00:00
|
|
|
/*
|
|
|
|
* TEXT_BASE needs to be below 16MiB, since this area is scrubbed
|
|
|
|
* for DDR ECC byte filling in the SPL before loading the main
|
|
|
|
* U-Boot into it.
|
|
|
|
*/
|
2014-10-22 10:13:18 +00:00
|
|
|
|
|
|
|
/* I2C */
|
2015-04-10 21:09:51 +00:00
|
|
|
#define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
|
2014-10-22 10:13:18 +00:00
|
|
|
|
2015-07-22 16:05:43 +00:00
|
|
|
/* USB/EHCI configuration */
|
2015-07-23 13:02:09 +00:00
|
|
|
#define CONFIG_USB_MAX_CONTROLLER_COUNT 3
|
2015-07-22 16:05:43 +00:00
|
|
|
|
2014-10-22 10:13:18 +00:00
|
|
|
/* Environment in SPI NOR flash */
|
|
|
|
|
|
|
|
#define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
|
|
|
|
|
2015-07-15 12:50:05 +00:00
|
|
|
/* SATA support */
|
2015-12-03 11:39:45 +00:00
|
|
|
#define CONFIG_LBA48
|
2015-07-15 12:50:05 +00:00
|
|
|
|
2015-08-11 07:36:15 +00:00
|
|
|
/* PCIe support */
|
2015-11-25 06:37:00 +00:00
|
|
|
#ifndef CONFIG_SPL_BUILD
|
2015-08-11 07:36:15 +00:00
|
|
|
#define CONFIG_PCI_SCAN_SHOW
|
2015-11-25 06:37:00 +00:00
|
|
|
#endif
|
2015-08-11 07:36:15 +00:00
|
|
|
|
2015-07-23 08:26:18 +00:00
|
|
|
/* NAND */
|
|
|
|
|
2014-10-22 10:13:18 +00:00
|
|
|
/*
|
|
|
|
* mv-common.h should be defined after CMD configs since it used them
|
|
|
|
* to enable certain macros
|
|
|
|
*/
|
|
|
|
#include "mv-common.h"
|
|
|
|
|
2015-01-19 10:33:46 +00:00
|
|
|
/*
|
|
|
|
* Memory layout while starting into the bin_hdr via the
|
|
|
|
* BootROM:
|
|
|
|
*
|
|
|
|
* 0x4000.4000 - 0x4003.4000 headers space (192KiB)
|
|
|
|
* 0x4000.4030 bin_hdr start address
|
|
|
|
* 0x4003.4000 - 0x4004.7c00 BootROM memory allocations (15KiB)
|
|
|
|
* 0x4007.fffc BootROM stack top
|
|
|
|
*
|
|
|
|
* The address space between 0x4007.fffc and 0x400f.fff is not locked in
|
|
|
|
* L2 cache thus cannot be used.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* SPL */
|
|
|
|
/* Defines for SPL */
|
|
|
|
|
|
|
|
/* Enable DDR support in SPL (DDR3 training from Marvell bin_hdr) */
|
|
|
|
#define CONFIG_SPD_EEPROM 0x4e
|
|
|
|
|
2014-10-22 10:13:18 +00:00
|
|
|
#endif /* _CONFIG_DB_MV7846MP_GP_H */
|