2018-08-27 10:27:11 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
|
|
/*
|
|
|
|
* K3: AM6 SoC definitions, structures etc.
|
|
|
|
*
|
|
|
|
* (C) Copyright (C) 2018 Texas Instruments Incorporated - http://www.ti.com/
|
|
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_AM6_HARDWARE_H
|
|
|
|
#define __ASM_ARCH_AM6_HARDWARE_H
|
|
|
|
|
|
|
|
#include <config.h>
|
2020-05-10 17:40:13 +00:00
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#include <linux/bitops.h>
|
|
|
|
#endif
|
2018-08-27 10:27:11 +00:00
|
|
|
|
|
|
|
#define CTRL_MMR0_BASE 0x00100000
|
|
|
|
#define CTRLMMR_MAIN_DEVSTAT (CTRL_MMR0_BASE + 0x30)
|
|
|
|
|
|
|
|
#define CTRLMMR_MAIN_DEVSTAT_BOOTMODE_MASK GENMASK(3, 0)
|
|
|
|
#define CTRLMMR_MAIN_DEVSTAT_BOOTMODE_SHIFT 0
|
|
|
|
#define CTRLMMR_MAIN_DEVSTAT_BKUP_BOOTMODE_MASK GENMASK(6, 4)
|
|
|
|
#define CTRLMMR_MAIN_DEVSTAT_BKUP_BOOTMODE_SHIFT 4
|
2018-10-03 15:03:22 +00:00
|
|
|
#define CTRLMMR_MAIN_DEVSTAT_MMC_PORT_MASK GENMASK(12, 12)
|
|
|
|
#define CTRLMMR_MAIN_DEVSTAT_MMC_PORT_SHIFT 12
|
|
|
|
#define CTRLMMR_MAIN_DEVSTAT_EMMC_PORT_MASK GENMASK(14, 14)
|
|
|
|
#define CTRLMMR_MAIN_DEVSTAT_EMMC_PORT_SHIFT 14
|
|
|
|
#define CTRLMMR_MAIN_DEVSTAT_BKUP_MMC_PORT_MASK GENMASK(17, 17)
|
|
|
|
#define CTRLMMR_MAIN_DEVSTAT_BKUP_MMC_PORT_SHIFT 12
|
2018-08-27 10:27:11 +00:00
|
|
|
|
2018-08-27 10:27:12 +00:00
|
|
|
#define WKUP_CTRL_MMR0_BASE 0x43000000
|
|
|
|
#define MCU_CTRL_MMR0_BASE 0x40f00000
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The CTRL_MMR0 memory space is divided into several equally-spaced
|
|
|
|
* partitions, so defining the partition size allows us to determine
|
|
|
|
* register addresses common to those partitions.
|
|
|
|
*/
|
|
|
|
#define CTRL_MMR0_PARTITION_SIZE 0x4000
|
|
|
|
|
|
|
|
/*
|
|
|
|
* CTRL_MMR0, WKUP_CTRL_MMR0, and MCU_CTR_MMR0 lock/kick-mechanism
|
|
|
|
* shared register definitions.
|
|
|
|
*/
|
|
|
|
#define CTRLMMR_LOCK_KICK0 0x01008
|
|
|
|
#define CTRLMMR_LOCK_KICK0_UNLOCK_VAL 0x68ef3490
|
|
|
|
#define CTRLMMR_LOCK_KICK0_UNLOCKED_MASK BIT(0)
|
|
|
|
#define CTRLMMR_LOCK_KICK0_UNLOCKED_SHIFT 0
|
|
|
|
#define CTRLMMR_LOCK_KICK1 0x0100c
|
|
|
|
#define CTRLMMR_LOCK_KICK1_UNLOCK_VAL 0xd172bc5a
|
|
|
|
|
2019-06-04 23:08:23 +00:00
|
|
|
/* MCU SCRATCHPAD usage */
|
|
|
|
#define TI_SRAM_SCRATCH_BOARD_EEPROM_START CONFIG_SYS_K3_MCU_SCRATCHPAD_BASE
|
|
|
|
|
2018-08-27 10:27:11 +00:00
|
|
|
#endif /* __ASM_ARCH_AM6_HARDWARE_H */
|