pcie: minimal initialization

Minimal initialization of the PCIe hardware such that the tunable
can be applied such that they don't have to be passed along in
the devicetree.

Signed-off-by: Mark Kettenis <kettenis@openbsd.org>
This commit is contained in:
Mark Kettenis 2021-04-11 15:44:23 +02:00 committed by Hector Martin
parent 570bfa1a17
commit 9604907b2d
4 changed files with 239 additions and 0 deletions

View file

@ -50,6 +50,7 @@ OBJECTS := \
main.o \
memory.o memory_asm.o \
payload.o \
pcie.o \
pmgr.o \
proxy.o \
ringbuffer.o \

View file

@ -8,6 +8,7 @@
#include "heapblock.h"
#include "memory.h"
#include "payload.h"
#include "pcie.h"
#include "pmgr.h"
#include "smp.h"
#include "string.h"
@ -82,6 +83,7 @@ void m1n1_main(void)
print_info();
wdt_disable();
pmgr_init();
pcie_init();
printf("Initialization complete.\n");

228
src/pcie.c Normal file
View file

@ -0,0 +1,228 @@
/* SPDX-License-Identifier: MIT */
#include "adt.h"
#include "pcie.h"
#include "pmgr.h"
#include "tunables.h"
#include "utils.h"
/*
* The ADT uses 17 register sets:
*
* 0: 90000000 00000006 10000000 00000000 ECAM
* 1: 80000000 00000006 00040000 00000000 RC
* 2: 80080000 00000006 00090000 00000000 PHY
* 3: 800c0000 00000006 00020000 00000000 PHY IP
* 4: 8c000000 00000006 00004000 00000000 AXI
* 5: 3d2bc000 00000000 00001000 00000000 fuses
* 6: 81000000 00000006 00008000 00000000 port 0
* 7: 81010000 00000006 00001000 00000000
* 8: 80084000 00000006 00004000 00000000 port 0 PHY
* 9: 800c8000 00000006 00016610 00000000
* 10: 82000000 00000006 00008000 00000000 port 1
* 11: 82010000 00000006 00001000 00000000
* 12: 80088000 00000006 00004000 00000000 port 1 PHY
* 13: 800d0000 00000006 00006000 00000000
* 14: 83000000 00000006 00008000 00000000 port 2
* 15: 83010000 00000006 00001000 00000000
* 16: 8008c000 00000006 00004000 00000000 port 2 PHY
* 17: 800d8000 00000006 00006000 00000000
*/
/* PHY registers */
#define APCIE_PHY_CTRL 0x000
#define APCIE_PHY_CTRL_CLK0REQ BIT(0)
#define APCIE_PHY_CTRL_CLK1REQ BIT(1)
#define APCIE_PHY_CTRL_CLK0ACK BIT(2)
#define APCIE_PHY_CTRL_CLK1ACK BIT(3)
#define APCIE_PHY_CTRL_RESET BIT(7)
/* Port registers */
#define APCIE_PORT_APPCLK 0x800
#define APCIE_PORT_APPCLK_EN BIT(0)
#define APCIE_PORT_STATUS 0x804
#define APCIE_PORT_STATUS_RUN BIT(0)
#define APCIE_PORT_RESET 0x814
#define APCIE_PORT_RESET_DIS BIT(0)
/* DesignWare PCIe Core registers */
#define DWC_DBI_RO_WR 0x8bc
#define DWC_DBI_RO_WR_EN BIT(0)
struct fuse_bits {
u16 src_reg;
u16 tgt_reg;
u8 src_bit;
u8 tgt_bit;
u8 width;
};
struct fuse_bits pcie_fuse_bits[] = {
{0x0084, 0x6238, 4, 0, 6}, {0x0084, 0x6220, 10, 14, 3}, {0x0084, 0x62a4, 13, 17, 2},
{0x0418, 0x522c, 27, 9, 2}, {0x0418, 0x522c, 13, 12, 3}, {0x0418, 0x5220, 18, 14, 3},
{0x0418, 0x52a4, 21, 17, 2}, {0x0418, 0x522c, 23, 16, 5}, {0x0418, 0x5278, 23, 20, 3},
{0x0418, 0x5018, 31, 2, 1}, {0x041c, 0x1204, 0, 2, 5}, {}};
int pcie_init(void)
{
const char *path = "/arm-io/apcie";
int adt_path[8];
int adt_offset;
adt_offset = adt_path_offset_trace(adt, path, adt_path);
if (adt_offset < 0) {
printf("pcie: Error getting node %s\n", path);
return -1;
}
u64 config_base;
if (adt_get_reg(adt, adt_path, "reg", 0, &config_base, NULL)) {
printf("pcie: Error getting reg with index %d for %s\n", 0, path);
return -1;
}
u64 rc_base;
if (adt_get_reg(adt, adt_path, "reg", 1, &rc_base, NULL)) {
printf("pcie: Error getting reg with index %d for %s\n", 1, path);
return -1;
}
u64 phy_base;
if (adt_get_reg(adt, adt_path, "reg", 2, &phy_base, NULL)) {
printf("pcie: Error getting reg with index %d for %s\n", 2, path);
return -1;
}
u64 phy_ip_base;
if (adt_get_reg(adt, adt_path, "reg", 3, &phy_ip_base, NULL)) {
printf("pcie: Error getting reg with index %d for %s\n", 3, path);
return -1;
}
u64 fuse_base;
if (adt_get_reg(adt, adt_path, "reg", 5, &fuse_base, NULL)) {
printf("pcie: Error getting reg with index %d for %s\n", 5, path);
return -1;
}
if (pmgr_adt_clocks_enable(path)) {
printf("pcie: Error enabling clocks for %s\n", path);
return -1;
}
if (tunables_apply_local(path, "apcie-axi2af-tunables", 4)) {
printf("pcie: Error applying %s for %s\n", "apcie-axi2af-tunables", path);
return -1;
}
if (tunables_apply_local(path, "apcie-common-tunables", 1)) {
printf("pcie: Error applying %s for %s\n", "apcie-common-tunables", path);
return -1;
}
/*
* Initialize PHY.
*/
if (tunables_apply_local(path, "apcie-phy-tunables", 2)) {
printf("pcie: Error applying %s for %s\n", "apcie-phy-tunables", path);
return -1;
}
set32(phy_base + APCIE_PHY_CTRL, APCIE_PHY_CTRL_CLK0REQ);
if (poll32(phy_base + APCIE_PHY_CTRL, APCIE_PHY_CTRL_CLK0ACK, APCIE_PHY_CTRL_CLK0ACK, 50000)) {
printf("pcie: Timeout enabling PHY CLK0\n");
return -1;
}
set32(phy_base + APCIE_PHY_CTRL, APCIE_PHY_CTRL_CLK1REQ);
if (poll32(phy_base + APCIE_PHY_CTRL, APCIE_PHY_CTRL_CLK1ACK, APCIE_PHY_CTRL_CLK1ACK, 50000)) {
printf("pcie: Timeout enabling PHY CLK1\n");
return -1;
}
clear32(phy_base + APCIE_PHY_CTRL, APCIE_PHY_CTRL_RESET);
udelay(1);
/* ??? */
set32(rc_base + 0x24, 1);
udelay(1);
/* Apply "fuses". */
for (int i = 0; pcie_fuse_bits[i].width; i++) {
u32 fuse;
fuse = (read32(fuse_base + pcie_fuse_bits[i].src_reg) >> pcie_fuse_bits[i].src_bit);
mask32(phy_ip_base + pcie_fuse_bits[i].tgt_reg, (1 << pcie_fuse_bits[i].width) - 1,
fuse << pcie_fuse_bits[i].tgt_bit);
}
if (tunables_apply_local(path, "apcie-phy-ip-pll-tunables", 3)) {
printf("pcie: Error applying %s for %s\n", "apcie-phy-ip-pll-tunables", path);
return -1;
}
if (tunables_apply_local(path, "apcie-phy-ip-auspma-tunables", 3)) {
printf("pcie: Error applying %s for %s\n", "apcie-phy-ip-auspma-tunables", path);
return -1;
}
int port;
for (port = 0; port < 3; port++) {
char bridge[64];
/*
* Initialize RC port.
*/
sprintf(bridge, "/arm-io/apcie/pci-bridge%d", port);
u64 port_base;
if (adt_get_reg(adt, adt_path, "reg", port * 4 + 6, &port_base, NULL)) {
printf("pcie: Error getting reg with index %d for %s\n", port * 4 + 6, path);
return -1;
}
if (tunables_apply_local_addr(bridge, "apcie-config-tunables", port_base)) {
printf("pcie: Error applying %s for %s\n", "apcie-config-tunables", bridge);
return -1;
}
set32(port_base + APCIE_PORT_APPCLK, APCIE_PORT_APPCLK_EN);
/* PERSTN */
set32(port_base + APCIE_PORT_RESET, APCIE_PORT_RESET_DIS);
if (poll32(port_base + APCIE_PORT_STATUS, APCIE_PORT_STATUS_RUN, APCIE_PORT_STATUS_RUN,
250000))
return -1;
/* Make Designware PCIe Core registers writable. */
set32(config_base + DWC_DBI_RO_WR, DWC_DBI_RO_WR_EN);
if (tunables_apply_local_addr(bridge, "pcie-rc-tunables", config_base)) {
printf("pcie: Error applying %s for %s\n", "pcie-rc-tunables", bridge);
return -1;
}
if (tunables_apply_local_addr(bridge, "pcie-rc-gen3-shadow-tunables", config_base)) {
printf("pcie: Error applying %s for %s\n", "pcie-rc-gen3-shadow-tunables", bridge);
return -1;
}
if (tunables_apply_local_addr(bridge, "pcie-rc-gen4-shadow-tunables", config_base)) {
printf("pcie: Error applying %s for %s\n", "pcie-rc-gen4-shadow-tunables", bridge);
return -1;
}
/* Make Designware PCIe Core registers readonly. */
clear32(config_base + DWC_DBI_RO_WR, DWC_DBI_RO_WR_EN);
/* Move to the next PCIe device on this bus. */
config_base += (1 << 15);
}
printf("pcie: initialized.\n");
return 0;
}

8
src/pcie.h Normal file
View file

@ -0,0 +1,8 @@
/* SPDX-License-Identifier: MIT */
#ifndef PCIE_H
#define PCIE_H
int pcie_init(void);
#endif