m1n1/src/arm_cpu_regs.h

317 lines
9.6 KiB
C
Raw Normal View History

/* SPDX-License-Identifier: MIT */
#include "types.h"
#define SYS_CNTHCTL_EL2 sys_reg(3, 4, 14, 1, 0)
// HCR_EL2.E2H == 1
#define CNTHCTL_EVNTIS BIT(17)
#define CNTHCTL_EL1NVVCT BIT(16)
#define CNTHCTL_EL1NVPCT BIT(15)
#define CNTHCTL_EL1TVCT BIT(14)
#define CNTHCTL_EL1TVT BIT(13)
#define CNTHCTL_ECV BIT(12)
#define CNTHCTL_EL1PTEN BIT(11)
#define CNTHCTL_EL1PCTEN BIT(10)
#define CNTHCTL_EL0PTEN BIT(9)
#define CNTHCTL_EL0VTEN BIT(8)
#define CNTHCTL_EVNTI GENMASK(7, 4)
#define CNTHCTL_EVNTDIR BIT(3)
#define CNTHCTL_EVNTEN BIT(2)
#define CNTHCTL_EL0VCTEN BIT(1)
#define CNTHCTL_EL0PCTEN BIT(0)
#define SYS_CNTV_CTL_EL0 sys_reg(3, 3, 14, 3, 1)
#define SYS_CNTP_CTL_EL0 sys_reg(3, 3, 14, 2, 1)
#define SYS_CNTHV_CTL_EL2 sys_reg(3, 4, 14, 3, 1)
#define SYS_CNTHP_CTL_EL2 sys_reg(3, 4, 14, 2, 1)
#define CNTx_CTL_ISTATUS BIT(2)
#define CNTx_CTL_IMASK BIT(1)
#define CNTx_CTL_ENABLE BIT(0)
#define SYS_ESR_EL2 sys_reg(3, 4, 5, 2, 0)
#define ESR_ISS2 GENMASK(36, 32)
#define ESR_EC GENMASK(31, 26)
#define ESR_IL BIT(25)
#define ESR_ISS GENMASK(24, 0)
#define ESR_EC_UNKNOWN 0b000000
#define ESR_EC_WFI 0b000001
#define ESR_EC_FP_TRAP 0b000111
#define ESR_EC_PAUTH_TRAP 0b001000
#define ESR_EC_LS64 0b001010
#define ESR_EC_BTI 0b001101
#define ESR_EC_ILLEGAL 0b001110
#define ESR_EC_SVC 0b010101
#define ESR_EC_HVC 0b010110
#define ESR_EC_SMC 0b010111
#define ESR_EC_MSR 0b011000
#define ESR_EC_SVE 0b011001
#define ESR_EC_PAUTH_FAIL 0b011100
#define ESR_EC_IABORT_LOWER 0b100000
#define ESR_EC_IABORT 0b100001
#define ESR_EC_PC_ALIGN 0b100010
#define ESR_EC_DABORT_LOWER 0b100100
#define ESR_EC_DABORT 0b100101
#define ESR_EC_SP_ALIGN 0b100110
#define ESR_EC_FP_EXC 0b101100
#define ESR_EC_SERROR 0b101111
#define ESR_EC_BKPT_LOWER 0b110000
#define ESR_EC_BKPT 0b110001
#define ESR_EC_SSTEP_LOWER 0b110010
#define ESR_EC_SSTEP 0b110011
#define ESR_EC_WATCH_LOWER 0b110100
#define ESR_EC_WATCH 0b110101
#define ESR_EC_BRK 0b111100
#define ESR_ISS_DABORT_ISV BIT(24)
#define ESR_ISS_DABORT_SAS GENMASK(23, 22)
#define ESR_ISS_DABORT_SSE BIT(21)
#define ESR_ISS_DABORT_SRT GENMASK(20, 16)
#define ESR_ISS_DABORT_SF BIT(15)
#define ESR_ISS_DABORT_AR BIT(14)
#define ESR_ISS_DABORT_VNCR BIT(13)
#define ESR_ISS_DABORT_SET GENMASK(12, 11)
#define ESR_ISS_DABORT_LSR GENMASK(12, 11)
#define ESR_ISS_DABORT_FnV BIT(10)
#define ESR_ISS_DABORT_EA BIT(9)
#define ESR_ISS_DABORT_CM BIT(8)
#define ESR_ISS_DABORT_S1PTR BIT(7)
#define ESR_ISS_DABORT_WnR BIT(6)
#define ESR_ISS_DABORT_DFSC GENMASK(5, 0)
#define SAS_8B 0
#define SAS_16B 1
#define SAS_32B 2
#define SAS_64B 3
#define ESR_ISS_MSR_OP0 GENMASK(21, 20)
#define ESR_ISS_MSR_OP0_SHIFT 20
#define ESR_ISS_MSR_OP2 GENMASK(19, 17)
#define ESR_ISS_MSR_OP2_SHIFT 17
#define ESR_ISS_MSR_OP1 GENMASK(16, 14)
#define ESR_ISS_MSR_OP1_SHIFT 14
#define ESR_ISS_MSR_CRn GENMASK(13, 10)
#define ESR_ISS_MSR_CRn_SHIFT 10
#define ESR_ISS_MSR_Rt GENMASK(9, 5)
#define ESR_ISS_MSR_CRm GENMASK(4, 1)
#define ESR_ISS_MSR_CRm_SHIFT 1
#define ESR_ISS_MSR_DIR BIT(0)
#define SYS_HCR_EL2 sys_reg(3, 4, 1, 1, 0)
#define HCR_TWEDEL GENMASK(63, 60)
#define HCR_TWEDEn BIT(59)
#define HCR_TID5 BIT(58)
#define HCR_DCT BIT(57)
#define HCR_ATA BIT(56)
#define HCR_TTLBOS BIT(55)
#define HCR_TTLBIS BIT(54)
#define HCR_EnSCXT BIT(53)
#define HCR_TOCU BIT(52)
#define HCR_AMVOFFEN BIT(51)
#define HCR_TICAB BIT(50)
#define HCR_TID4 BIT(49)
#define HCR_FIEN BIT(47)
#define HCR_FWB BIT(46)
#define HCR_NV2 BIT(45)
#define HCR_AT BIT(44)
#define HCR_NV1 BIT(43)
#define HCR_NV1 BIT(43)
#define HCR_NV BIT(42)
#define HCR_NV BIT(42)
#define HCR_API BIT(41)
#define HCR_APK BIT(40)
#define HCR_MIOCNCE BIT(38)
#define HCR_TEA BIT(37)
#define HCR_TERR BIT(36)
#define HCR_TLOR BIT(35)
#define HCR_E2H BIT(34)
#define HCR_ID BIT(33)
#define HCR_CD BIT(32)
#define HCR_RW BIT(31)
#define HCR_TRVM BIT(30)
#define HCR_HCD BIT(29)
#define HCR_TDZ BIT(28)
#define HCR_TGE BIT(27)
#define HCR_TVM BIT(26)
#define HCR_TTLB BIT(25)
#define HCR_TPU BIT(24)
#define HCR_TPCP BIT(23)
#define HCR_TPC BIT(23)
#define HCR_TSW BIT(22)
#define HCR_TACR BIT(21)
#define HCR_TIDCP BIT(20)
#define HCR_TSC BIT(19)
#define HCR_TID3 BIT(18)
#define HCR_TID2 BIT(17)
#define HCR_TID1 BIT(16)
#define HCR_TID0 BIT(15)
#define HCR_TWE BIT(14)
#define HCR_TWI BIT(13)
#define HCR_DC BIT(12)
#define HCR_BSU GENMASK(11, 10)
#define HCR_FB BIT(9)
#define HCR_VSE BIT(8)
#define HCR_VI BIT(7)
#define HCR_VF BIT(6)
#define HCR_AMO BIT(5)
#define HCR_IMO BIT(4)
#define HCR_FMO BIT(3)
#define HCR_PTW BIT(2)
#define HCR_SWIO BIT(1)
#define HCR_VM BIT(0)
#define SYS_PAR_EL1 sys_reg(3, 0, 7, 4, 0)
// AArch64-PAR_EL1.F == 0b0
#define PAR_ATTR GENMASK(63, 56)
#define PAR_PA GENMASK(51, 12)
#define PAR_NS BIT(9)
#define PAR_SH GENMASK(8, 7)
#define PAR_F BIT(0)
// AArch64-PAR_EL1.F == 0b1
#define PAR_S BIT(9)
#define PAR_PTW BIT(8)
#define PAR_FST GENMASK(6, 1)
#define SYS_SCTLR_EL1 sys_reg(3, 0, 1, 0, 0)
#define SYS_SCTLR_EL12 sys_reg(3, 5, 1, 0, 0)
#define SCTLR_EPAN BIT(57)
#define SCTLR_EnALS BIT(56)
#define SCTLR_EnAS0 BIT(55)
#define SCTLR_EnASR BIT(54)
#define SCTLR_TWEDEL GENMASK(49, 46)
#define SCTLR_TWEDEn BIT(45)
#define SCTLR_DSSBS BIT(44)
#define SCTLR_ATA BIT(43)
#define SCTLR_ATA0 BIT(42)
#define SCTLR_TCF GENMASK(41, 40)
#define SCTLR_TCF0 GENMASK(39, 38)
#define SCTLR_ITFSB BIT(37)
#define SCTLR_BT1 BIT(36)
#define SCTLR_BT0 BIT(35)
#define SCTLR_EnIA BIT(31)
#define SCTLR_EnIB BIT(30)
#define SCTLR_LSMAOE BIT(29)
#define SCTLR_nTLSMD BIT(28)
#define SCTLR_EnDA BIT(27)
#define SCTLR_UCI BIT(26)
#define SCTLR_EE BIT(25)
#define SCTLR_E0E BIT(24)
#define SCTLR_SPAN BIT(23)
#define SCTLR_EIS BIT(22)
#define SCTLR_IESB BIT(21)
#define SCTLR_TSCXT BIT(20)
#define SCTLR_WXN BIT(19)
#define SCTLR_nTWE BIT(18)
#define SCTLR_nTWI BIT(16)
#define SCTLR_UCT BIT(15)
#define SCTLR_DZE BIT(14)
#define SCTLR_EnDB BIT(13)
#define SCTLR_I BIT(12)
#define SCTLR_EOS BIT(11)
#define SCTLR_EnRCTX BIT(10)
#define SCTLR_UMA BIT(9)
#define SCTLR_SED BIT(8)
#define SCTLR_ITD BIT(7)
#define SCTLR_nAA BIT(6)
#define SCTLR_CP15BEN BIT(5)
#define SCTLR_SA0 BIT(4)
#define SCTLR_SA BIT(3)
#define SCTLR_C BIT(2)
#define SCTLR_A BIT(1)
#define SCTLR_M BIT(0)
#define SYS_SPSR_EL1 sys_reg(3, 0, 4, 0, 0)
#define SYS_SPSR_EL12 sys_reg(3, 5, 4, 0, 0)
#define SYS_SPSR_EL2 sys_reg(3, 4, 4, 0, 0)
// exception taken from AArch64
#define SPSR_N BIT(31)
#define SPSR_Z BIT(30)
#define SPSR_C BIT(29)
#define SPSR_V BIT(28)
#define SPSR_TCO BIT(25)
#define SPSR_DIT BIT(24)
#define SPSR_UAO BIT(23)
#define SPSR_PAN BIT(22)
#define SPSR_SS BIT(21)
#define SPSR_IL BIT(20)
#define SPSR_SSBS BIT(12)
#define SPSR_BTYPE GENMASK(11, 10)
#define SPSR_D BIT(9)
#define SPSR_A BIT(8)
#define SPSR_I BIT(7)
#define SPSR_F BIT(6)
#define SPSR_M GENMASK(4, 0)
#define SYS_TCR_EL1 sys_reg(3, 0, 2, 0, 2)
#define TCR_DS BIT(59)
#define TCR_TCMA1 BIT(58)
#define TCR_TCMA0 BIT(57)
#define TCR_E0PD1 BIT(56)
#define TCR_E0PD0 BIT(55)
#define TCR_NFD1 BIT(54)
#define TCR_NFD0 BIT(53)
#define TCR_TBID1 BIT(52)
#define TCR_TBID0 BIT(51)
#define TCR_HWU162 BIT(50)
#define TCR_HWU161 BIT(49)
#define TCR_HWU160 BIT(48)
#define TCR_HWU159 BIT(47)
#define TCR_HWU062 BIT(46)
#define TCR_HWU061 BIT(45)
#define TCR_HWU060 BIT(44)
#define TCR_HWU059 BIT(43)
#define TCR_HPD1 BIT(42)
#define TCR_HPD0 BIT(41)
#define TCR_HD BIT(40)
#define TCR_HA BIT(39)
#define TCR_TBI1 BIT(38)
#define TCR_TBI0 BIT(37)
#define TCR_AS BIT(36)
#define TCR_IPS GENMASK(34, 32)
#define TCR_IPS_1TB 0b010UL
#define TCR_TG1 GENMASK(31, 30)
#define TCR_TG1_16K 0b01UL
#define TCR_SH1 GENMASK(29, 28)
#define TCR_SH1_IS 0b11UL
#define TCR_ORGN1 GENMASK(27, 26)
#define TCR_ORGN1_WBWA 0b01UL
#define TCR_IRGN1 GENMASK(25, 24)
#define TCR_IRGN1_WBWA 0b01UL
#define TCR_EPD1 BIT(23)
#define TCR_A1 BIT(22)
#define TCR_T1SZ GENMASK(21, 16)
#define TCR_T1SZ_48BIT 16UL
#define TCR_TG0 GENMASK(15, 14)
#define TCR_TG0_16K 0b10UL
#define TCR_SH0 GENMASK(13, 12)
#define TCR_SH0_IS 0b11UL
#define TCR_ORGN0 GENMASK(11, 10)
#define TCR_ORGN0_WBWA 0b01UL
#define TCR_IRGN0 GENMASK(9, 8)
#define TCR_IRGN0_WBWA 0b01UL
#define TCR_EPD0 BIT(7)
#define TCR_T0SZ GENMASK(5, 0)
#define TCR_T0SZ_48BIT 16UL
#define SYS_VTCR_EL2 sys_reg(3, 4, 2, 1, 2)
// Profile(A)
#define VTCR_SL2 BIT(33)
#define VTCR_DS BIT(32)
#define VTCR_NSA BIT(30)
#define VTCR_NSW BIT(29)
#define VTCR_HWU62 BIT(28)
#define VTCR_HWU61 BIT(27)
#define VTCR_HWU60 BIT(26)
#define VTCR_HWU59 BIT(25)
#define VTCR_HD BIT(22)
#define VTCR_HA BIT(21)
#define VTCR_VS BIT(19)
#define VTCR_PS GENMASK(18, 16)
#define VTCR_TG0 GENMASK(15, 14)
#define VTCR_SH0 GENMASK(13, 12)
#define VTCR_ORGN0 GENMASK(11, 10)
#define VTCR_IRGN0 GENMASK(9, 8)
#define VTCR_SL0 GENMASK(7, 6)
#define VTCR_SL0 GENMASK(7, 6)
#define VTCR_T0SZ GENMASK(5, 0)