mirror of
https://github.com/yuzu-mirror/yuzu
synced 2024-12-14 22:42:38 +00:00
shader_decode: Implement FADD_C, FADD_R and FADD_IMM
This commit is contained in:
parent
7c192ec43f
commit
4ccaa1402d
1 changed files with 15 additions and 0 deletions
|
@ -78,6 +78,21 @@ u32 ShaderIR::DecodeArithmetic(BasicBlock& bb, u32 pc) {
|
||||||
SetRegister(bb, instr.gpr0, value);
|
SetRegister(bb, instr.gpr0, value);
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
|
case OpCode::Id::FADD_C:
|
||||||
|
case OpCode::Id::FADD_R:
|
||||||
|
case OpCode::Id::FADD_IMM: {
|
||||||
|
UNIMPLEMENTED_IF_MSG(instr.generates_cc,
|
||||||
|
"Condition codes generation in FADD is not implemented");
|
||||||
|
|
||||||
|
op_a = GetOperandAbsNegFloat(op_a, instr.alu.abs_a, instr.alu.negate_a);
|
||||||
|
op_b = GetOperandAbsNegFloat(op_b, instr.alu.abs_b, instr.alu.negate_b);
|
||||||
|
|
||||||
|
Node value = Operation(OperationCode::FAdd, PRECISE, op_a, op_b);
|
||||||
|
value = GetSaturatedFloat(value, instr.alu.saturate_d);
|
||||||
|
|
||||||
|
SetRegister(bb, instr.gpr0, value);
|
||||||
|
break;
|
||||||
|
}
|
||||||
default:
|
default:
|
||||||
UNIMPLEMENTED_MSG("Unhandled arithmetic instruction: {}", opcode->get().GetName());
|
UNIMPLEMENTED_MSG("Unhandled arithmetic instruction: {}", opcode->get().GetName());
|
||||||
}
|
}
|
||||||
|
|
Loading…
Reference in a new issue