mirror of
https://github.com/DarkFlippers/unleashed-firmware
synced 2024-12-18 08:43:10 +00:00
acc39a4bc0
* Api Symbols: replace asserts with checks * Api Symbols: replace asserts with checks part 2 * Update no args function signatures with void, to help compiler to track incorrect usage * More unavoidable void * Update PVS config and code to make it happy * Format sources * nfc: fix checks * dead code cleanup & include fixes Co-authored-by: gornekich <n.gorbadey@gmail.com> Co-authored-by: hedger <hedger@users.noreply.github.com> Co-authored-by: hedger <hedger@nanode.su>
208 lines
6.9 KiB
C
208 lines
6.9 KiB
C
#include "furi_hal_nfc_i.h"
|
|
#include "furi_hal_nfc_tech_i.h"
|
|
|
|
// Prevent FDT timer from starting
|
|
#define FURI_HAL_NFC_FELICA_LISTENER_FDT_COMP_FC (INT32_MAX)
|
|
|
|
static FuriHalNfcError furi_hal_nfc_felica_poller_init(FuriHalSpiBusHandle* handle) {
|
|
// Enable Felica mode, AM modulation
|
|
st25r3916_change_reg_bits(
|
|
handle,
|
|
ST25R3916_REG_MODE,
|
|
ST25R3916_REG_MODE_om_mask | ST25R3916_REG_MODE_tr_am,
|
|
ST25R3916_REG_MODE_om_felica | ST25R3916_REG_MODE_tr_am_am);
|
|
|
|
// 10% ASK modulation
|
|
st25r3916_change_reg_bits(
|
|
handle,
|
|
ST25R3916_REG_TX_DRIVER,
|
|
ST25R3916_REG_TX_DRIVER_am_mod_mask,
|
|
ST25R3916_REG_TX_DRIVER_am_mod_10percent);
|
|
|
|
// Use regulator AM, resistive AM disabled
|
|
st25r3916_clear_reg_bits(
|
|
handle,
|
|
ST25R3916_REG_AUX_MOD,
|
|
ST25R3916_REG_AUX_MOD_dis_reg_am | ST25R3916_REG_AUX_MOD_res_am);
|
|
|
|
st25r3916_change_reg_bits(
|
|
handle,
|
|
ST25R3916_REG_BIT_RATE,
|
|
ST25R3916_REG_BIT_RATE_txrate_mask | ST25R3916_REG_BIT_RATE_rxrate_mask,
|
|
ST25R3916_REG_BIT_RATE_txrate_212 | ST25R3916_REG_BIT_RATE_rxrate_212);
|
|
|
|
// Receive configuration
|
|
st25r3916_write_reg(
|
|
handle,
|
|
ST25R3916_REG_RX_CONF1,
|
|
ST25R3916_REG_RX_CONF1_lp0 | ST25R3916_REG_RX_CONF1_hz_12_80khz);
|
|
|
|
// Correlator setup
|
|
st25r3916_write_reg(
|
|
handle,
|
|
ST25R3916_REG_CORR_CONF1,
|
|
ST25R3916_REG_CORR_CONF1_corr_s6 | ST25R3916_REG_CORR_CONF1_corr_s4 |
|
|
ST25R3916_REG_CORR_CONF1_corr_s3);
|
|
|
|
return FuriHalNfcErrorNone;
|
|
}
|
|
|
|
static FuriHalNfcError furi_hal_nfc_felica_poller_deinit(FuriHalSpiBusHandle* handle) {
|
|
UNUSED(handle);
|
|
|
|
return FuriHalNfcErrorNone;
|
|
}
|
|
|
|
static FuriHalNfcError furi_hal_nfc_felica_listener_init(FuriHalSpiBusHandle* handle) {
|
|
furi_assert(handle);
|
|
st25r3916_write_reg(
|
|
handle,
|
|
ST25R3916_REG_OP_CONTROL,
|
|
ST25R3916_REG_OP_CONTROL_en | ST25R3916_REG_OP_CONTROL_rx_en |
|
|
ST25R3916_REG_OP_CONTROL_en_fd_auto_efd);
|
|
|
|
// Enable Target Felica mode, AM modulation
|
|
st25r3916_write_reg(
|
|
handle,
|
|
ST25R3916_REG_MODE,
|
|
ST25R3916_REG_MODE_targ_targ | ST25R3916_REG_MODE_om2 | ST25R3916_REG_MODE_tr_am);
|
|
|
|
st25r3916_change_reg_bits(
|
|
handle,
|
|
ST25R3916_REG_BIT_RATE,
|
|
ST25R3916_REG_BIT_RATE_txrate_mask | ST25R3916_REG_BIT_RATE_rxrate_mask,
|
|
ST25R3916_REG_BIT_RATE_txrate_212 | ST25R3916_REG_BIT_RATE_rxrate_212);
|
|
|
|
// Receive configuration
|
|
st25r3916_write_reg(
|
|
handle,
|
|
ST25R3916_REG_RX_CONF1,
|
|
ST25R3916_REG_RX_CONF1_lp0 | ST25R3916_REG_RX_CONF1_hz_12_80khz);
|
|
|
|
// AGC enabled, ratio 3:1, squelch after TX
|
|
st25r3916_write_reg(
|
|
handle,
|
|
ST25R3916_REG_RX_CONF2,
|
|
ST25R3916_REG_RX_CONF2_agc6_3 | ST25R3916_REG_RX_CONF2_agc_m |
|
|
ST25R3916_REG_RX_CONF2_agc_en | ST25R3916_REG_RX_CONF2_sqm_dyn);
|
|
// HF operation, full gain on AM and PM channels
|
|
st25r3916_write_reg(handle, ST25R3916_REG_RX_CONF3, 0x00);
|
|
// No gain reduction on AM and PM channels
|
|
st25r3916_write_reg(handle, ST25R3916_REG_RX_CONF4, 0x00);
|
|
// 10% ASK modulation
|
|
st25r3916_write_reg(handle, ST25R3916_REG_TX_DRIVER, ST25R3916_REG_TX_DRIVER_am_mod_10percent);
|
|
|
|
// Correlator setup
|
|
st25r3916_write_reg(
|
|
handle,
|
|
ST25R3916_REG_CORR_CONF1,
|
|
ST25R3916_REG_CORR_CONF1_corr_s6 | ST25R3916_REG_CORR_CONF1_corr_s4 |
|
|
ST25R3916_REG_CORR_CONF1_corr_s2);
|
|
|
|
// Sleep mode disable, 424kHz mode off
|
|
st25r3916_write_reg(handle, ST25R3916_REG_CORR_CONF2, 0x00);
|
|
|
|
st25r3916_write_reg(handle, ST25R3916_REG_MASK_RX_TIMER, 0x02);
|
|
|
|
st25r3916_direct_cmd(handle, ST25R3916_CMD_STOP);
|
|
uint32_t interrupts =
|
|
(ST25R3916_IRQ_MASK_FWL | ST25R3916_IRQ_MASK_TXE | ST25R3916_IRQ_MASK_RXS |
|
|
ST25R3916_IRQ_MASK_RXE | ST25R3916_IRQ_MASK_PAR | ST25R3916_IRQ_MASK_CRC |
|
|
ST25R3916_IRQ_MASK_ERR1 | ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_NRE |
|
|
ST25R3916_IRQ_MASK_EON | ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_WU_A_X |
|
|
ST25R3916_IRQ_MASK_WU_A);
|
|
// Clear interrupts
|
|
st25r3916_get_irq(handle);
|
|
|
|
st25r3916_write_reg(
|
|
handle,
|
|
ST25R3916_REG_PASSIVE_TARGET,
|
|
ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a | ST25R3916_REG_PASSIVE_TARGET_d_ac_ap2p |
|
|
ST25R3916_REG_PASSIVE_TARGET_fdel_1);
|
|
// Enable interrupts
|
|
st25r3916_mask_irq(handle, ~interrupts);
|
|
st25r3916_direct_cmd(handle, ST25R3916_CMD_GOTO_SENSE);
|
|
|
|
return FuriHalNfcErrorNone;
|
|
}
|
|
|
|
static FuriHalNfcError furi_hal_nfc_felica_listener_deinit(FuriHalSpiBusHandle* handle) {
|
|
UNUSED(handle);
|
|
return FuriHalNfcErrorNone;
|
|
}
|
|
|
|
static FuriHalNfcEvent furi_hal_nfc_felica_listener_wait_event(uint32_t timeout_ms) {
|
|
UNUSED(timeout_ms);
|
|
FuriHalNfcEvent event = furi_hal_nfc_wait_event_common(timeout_ms);
|
|
|
|
return event;
|
|
}
|
|
|
|
FuriHalNfcError furi_hal_nfc_felica_listener_tx(
|
|
FuriHalSpiBusHandle* handle,
|
|
const uint8_t* tx_data,
|
|
size_t tx_bits) {
|
|
UNUSED(handle);
|
|
UNUSED(tx_data);
|
|
UNUSED(tx_bits);
|
|
return FuriHalNfcErrorNone;
|
|
}
|
|
|
|
FuriHalNfcError furi_hal_nfc_felica_listener_sleep(FuriHalSpiBusHandle* handle) {
|
|
UNUSED(handle);
|
|
return FuriHalNfcErrorNone;
|
|
}
|
|
|
|
FuriHalNfcError furi_hal_nfc_felica_listener_idle(FuriHalSpiBusHandle* handle) {
|
|
UNUSED(handle);
|
|
return FuriHalNfcErrorNone;
|
|
}
|
|
|
|
FuriHalNfcError furi_hal_nfc_felica_listener_set_sensf_res_data(
|
|
const uint8_t* idm,
|
|
const uint8_t idm_len,
|
|
const uint8_t* pmm,
|
|
const uint8_t pmm_len) {
|
|
furi_check(idm);
|
|
furi_check(pmm);
|
|
|
|
FuriHalSpiBusHandle* handle = &furi_hal_spi_bus_handle_nfc;
|
|
// Write PT Memory
|
|
uint8_t pt_memory[19] = {};
|
|
pt_memory[2] = 0x01;
|
|
memcpy(pt_memory + 3, idm, idm_len);
|
|
memcpy(pt_memory + 3 + idm_len, pmm, pmm_len);
|
|
st25r3916_write_ptf_mem(handle, pt_memory, sizeof(pt_memory));
|
|
return FuriHalNfcErrorNone;
|
|
}
|
|
|
|
const FuriHalNfcTechBase furi_hal_nfc_felica = {
|
|
.poller =
|
|
{
|
|
.compensation =
|
|
{
|
|
.fdt = FURI_HAL_NFC_POLLER_FDT_COMP_FC,
|
|
.fwt = FURI_HAL_NFC_POLLER_FWT_COMP_FC,
|
|
},
|
|
.init = furi_hal_nfc_felica_poller_init,
|
|
.deinit = furi_hal_nfc_felica_poller_deinit,
|
|
.wait_event = furi_hal_nfc_wait_event_common,
|
|
.tx = furi_hal_nfc_poller_tx_common,
|
|
.rx = furi_hal_nfc_common_fifo_rx,
|
|
},
|
|
|
|
.listener =
|
|
{
|
|
.compensation =
|
|
{
|
|
.fdt = FURI_HAL_NFC_FELICA_LISTENER_FDT_COMP_FC,
|
|
},
|
|
.init = furi_hal_nfc_felica_listener_init,
|
|
.deinit = furi_hal_nfc_felica_listener_deinit,
|
|
.wait_event = furi_hal_nfc_felica_listener_wait_event,
|
|
.tx = furi_hal_nfc_felica_listener_tx,
|
|
.rx = furi_hal_nfc_common_fifo_rx,
|
|
.sleep = furi_hal_nfc_felica_listener_sleep,
|
|
.idle = furi_hal_nfc_felica_listener_idle,
|
|
},
|
|
};
|